Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: intel





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-9,210,809 Reduced PTH pad for enabling core routing and substrate layer count reduction
Embodiments are directed to semiconductor packaging having reduced sized plated through hole (PTH) pads by eliminating the margin of the pad-to-PTH alignment...
US-9,210,709 Spatial multiplexing in a cellular network
The present invention provides methods and apparatus for implementing spatial multiplexing in conjunction with the one or more multiple access protocols during...
US-9,210,648 Multiple mode support in a wireless local area network
Briefly, in accordance with one embodiment of the invention, an access point may provide multiple access to a single medium by providing time division multiple...
US-9,210,592 Coordinated multipoint (CoMP) interference noise estimation
A noise and interference estimator and method for estimating noise and interference in a coordinated multipoint (CoMP) system at a mobile communication device...
US-9,210,550 Network vetting of wireless mobile device initiated disconnect
Technology is discussed for allowing a wireless mobile device, such as a User Equipment (UE), to coordinate with a Radio Access Network, such as an...
US-9,210,532 Changing the machine-to-machine (M2M) group of an M2M device
Briefly, in accordance with one or more embodiments, communication is made by a machine-to-machine (M2M) device with a first base station using a first group...
US-9,210,526 Audio localization techniques for visual effects
Techniques for improved audio localization for visual effects are described. In one embodiment, for example, an apparatus may comprise a processor circuit and...
US-9,210,148 Trusted application migration across computer nodes
An embodiment includes a secure and stable method for sending information across a compute continuum. For example, the method may include executing an...
US-9,210,068 Modifying system routing information in link based systems
Methods and apparatus to improve modification of system routing information in link based systems are described. In one embodiment, entries in a first table...
US-9,210,039 Generating and/or receiving at least one packet to facilitate, at least in part, network path establishment
An embodiment may include circuitry to be included, at least in part, in at least one node in a network. The circuitry may generate, at least in part, and/or...
US-9,210,024 Methods and arrangements for channel updates in wireless networks
Logic may determine channel information updates such as channel state information and phase correction information from pilot tones that do not travel close to...
US-9,210,021 Techniques to manage dwell times for pilot rotation
Techniques to manage dwell times for pilot rotation are described. An apparatus may comprise a memory configured to store a data structure with a set of...
US-9,210,012 Frequency-domain turbo equalization, including multi-mode adaptive linear equalization, adaptive...
Frequency domain based methods and systems to perform adaptive multi-mode pre-decoding linear equalization, adaptive channel estimation, turbo equalization,...
US-9,210,011 Push-pull source-series terminated transmitter apparatus and method
A transmitter, such as a voltage mode driver (VMD)-based push-pull source-series terminated (SST) transmitter, is provided that can consume less current as the...
US-9,210,009 Digital pre-distortion filter system and method
A digital predistorter for improving the performance of a narrow passband filter near the output is disclosed. The digital predistorter provides amplitude...
US-9,210,006 Method for processing a data signal and receiver circuit
A method includes receiving a signal including a co-channel interference, channel equalizing the received signal and processing the channel equalized signal...
US-9,209,958 Segmented digital-to-time converter calibration
This application discusses, among other things, calibration systems for ameliorating nonlinearity of a digital-to-time converter (DTC). In an example, a...
US-9,209,872 MU-MIMO access point and user station including methods for multi-user group management
Embodiments of a MU-MIMO access point, user station and method for multi-user group management are generally described herein. In some embodiments, a MU-MIMO...
US-9,209,821 Apparatus for generating quadrature clock phases from a single-ended odd-stage ring oscillator
Described is an apparatus which comprises: a ring oscillator having odd number of delay stages; and an interpolator to receive at least three phases from the...
US-9,209,820 Apparatus for symmetric and linear time-to-digital converter (TDC)
Described is a linear and symmetric time-to-digital converter (TDC) which comprises: a first input; a second input; a first delay line having a plurality of...
US-9,209,604 Hybrid laser including anti-resonant waveguides
Described are embodiments of apparatuses and systems including a hybrid laser including anti-resonant waveguides, and methods for making such apparatuses and...
US-9,209,369 Edge coupling alignment using embedded features
Methods and systems may provide an alignment scheme for components that may reduce positional deviation between the components. The method may include placing a...
US-9,209,290 III-N material structure for gate-recessed transistors
III-N transistors with recessed gates. An epitaxial stack includes a doped III-N source/drain layer and a III-N etch stop layer disposed between a the...
US-9,209,288 Reduced scale resonant tunneling field effect transistor
An embodiment includes a heterojunction tunneling field effect transistor including a source, a channel, and a drain; wherein (a) the channel includes a major...
US-9,209,199 Stacked thin channels for boost and leakage improvement
A hollow-channel memory device comprises a source layer, a first hollow-channel pillar structure formed on the source layer, and a second hollow-channel pillar...
US-9,209,143 Die edge side connection
An apparatus comprises a first integrated circuit (IC) die that includes a top layer, a bottom surface, a sidewall surface extending from a top surface of the...
US-9,209,136 Hybrid carbon-metal interconnect structures
Embodiments of the present disclosure are directed towards techniques and configurations for hybrid carbon-metal interconnect structures in integrated circuit...
US-9,209,077 Diagonal hardmasks for improved overlay in fabricating back end of line (BEOL) interconnects
Self-aligned via and plug patterning using diagonal hardmasks for improved overlay in fabricating back end of line (BEOL) interconnects is described. In an...
US-9,208,888 Techniques for improving reliability and performance of partially written memory blocks in modern flash memory...
Methods and apparatus to improve reliability and/or performance of partially written memory blocks in flash memory systems are described. In some embodiments, a...
US-9,208,881 NAND memory array with mismatched cell and bitline pitch
Embodiments of the present disclosure describe methods, apparatus, and system configurations for NAND memory arrays with mismatched cell and bitline pitch....
US-9,208,860 SRAM bit-line and write assist apparatus and method for lowering dynamic power and peak current, and a dual...
Described is an apparatus comprising a plurality of memory arrays, local write assist logic units, and read/write local column multiplexers coupled together in...
US-9,208,853 Dual-port static random access memory (SRAM)
In one embodiment, a memory cell circuit for storing data includes a pair of cross-coupled inverters for storing states of the memory cell circuit. Access...
US-9,208,602 Techniques and architecture for improved vertex processing
An apparatus may include an index buffer to store an index stream having a multiplicity of index entries corresponding to vertices of a mesh and a vertex cache...
US-9,208,575 Method and device for detecting face, and non-transitory computer-readable recording medium for executing the...
In the present disclosure, a plurality of frames of input images sequentially received for a predetermined time interval is obtained, and a face detecting...
US-9,208,375 Face recognition mechanism
The present disclosure relates to a face recognition method, an apparatus, and a computer-readable recording medium for executing the method. According to some...
US-9,208,359 Always-available embedded theft reaction subsystem
A platform including an always-available theft protection system is described. In one embodiment, the system comprises a power management logic to selectively...
US-9,208,354 Techniques for securing use of one-time passwords
Various embodiments are generally directed to the provision and use of a secure enclave defined within a storage of a computing device by a processor element...
US-9,208,302 Multi-factor authentication using biometric data
Technologies for enabling biometric multi-factor authentication includes a transform selector value, a transform function that uses the transform selector value...
US-9,208,299 Secure user authentication with improved one-time-passcode verification
Generally, this disclosure provides systems, devices, methods and computer readable media for secure user authentication with improved OTP verification. The...
US-9,208,292 Entering a secured computing environment using multiple authenticated code modules
Systems, apparatuses, and methods, and for entering a secured system environment using multiple authenticated code modules are disclosed. In one embodiment, a...
US-9,208,124 Reset of processing core in multi-core processing system
This disclosure is directed to performing a controlled reset of one or more cores while maintaining operation of at least one other core in a multi-core...
US-9,208,121 High performance interconnect physical layer
A periodic control window is embedded in a link layer data stream to be sent over a serial data link, where the control window is configured to provide physical...
US-9,208,110 Raw memory transaction support
Methods, systems, and apparatus for implementing raw memory transactions. An SoC is configured with a plurality of nodes coupled together forming a ring...
US-9,208,022 Techniques for adaptive moving read references for memory cell read error recovery
Examples are given for generating or providing a moving read reference (MRR) table for recovering from a read error of non-volatile memory included in a storage...
US-9,207,994 Scheduling tasks among processor cores
Embodiments of apparatus, computer-implemented methods, computing devices, systems, and computer-readable media (transitory and non-transitory) are described...
US-9,207,988 Method, system, and device for managing server hardware resources in a cloud scheduling environment
A method, system, and device for managing hardware resources in a cloud scheduling environment includes a zone controller. The zone controller can manage groups...
US-9,207,945 Multi-persona computing based on real time user recognition
A computing device may configure one or more applications on the computing device for a specific user in response to identifying that the specific user is...
US-9,207,942 Systems, apparatuses,and methods for zeroing of bits in a data element
Embodiments of systems, methods and apparatuses for execution a NAME instruction are described. The execution of a VPBZHI causes, on a per data element basis of...
US-9,207,941 Systems, apparatuses, and methods for reducing the number of short integer multiplications
Systems, methods, and apparatuses for calculating a square of a data value of a first source operand, a square of a data value of a second source operand, and a...
US-9,207,940 Robust and high performance instructions for system call
Robust system call and system return instructions are executed by a processor to transfer control between a requester and an operating system kernel. The...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.