Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: intel





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-9,201,448 Observing embedded signals of varying clock domains by fowarding signals within a system on a chip concurrently...
Observability of internal system-on-chip signals is a difficult problem and it is particularly difficult to observe and debug transactions with different clock...
US-9,201,447 Apparatus and method using first and second clocks
Receiving an indication of a frequency ratio of first and second clocks; generating an indication of a number of clock pulses of the second clock occurring...
US-9,200,973 Semiconductor package with air pressure sensor
A semiconductor package having an air pressure sensor and methods to form a semiconductor package having an air pressure sensor are described. For example, a...
US-9,198,312 Automatic hinge locking assembly for electronic device
In one embodiment an electronic device comprises a housing having a first section and a second section mounted to the first section by a hinge assembly...
US-9,198,293 Non-cylindrical conducting shapes in multilayer laminated substrate cores
Non-cylindrical conducting shapes are described in the context of multilayer laminated substrate cores. In one example a package substrate core includes a...
US-9,198,228 Communication terminal, method for receiving data and computer program product
A communication terminal may include a receiver configured to receive data via a first channel or via a second channel; and a controller configured to control...
US-9,198,184 Dynamic interference avoidance in integrated multi-radio access technologies (RAT) heterogeneous networks
A system provides dynamic interference avoidance in integrated multi-radio access technology (RAT) heterogeneous networks (Het-Nets). A multi-mode user...
US-9,198,121 Systems and methods for selective scanning based on range and movement
A method of scanning for APs includes measuring a variable related to movement of a mobile device, the mobile device executing code to perform the measuring....
US-9,197,881 System and method for projection and binarization of coded light patterns
In a time-multiplexed structured (coded) light camera, the coded light patterns are formed by means of an array of laser sources, and binarizations of the light...
US-9,197,848 Video conferencing transitions among a plurality of devices
Embodiments of methods, systems, and storage medium associated with transitioning a video conference session from one device accessible by a user to another...
US-9,197,683 Interference management for dynamic uplink and downlink configuration
An apparatus and method for managing interference to facilitate allocation of a dynamic uplink and downlink configuration are disclosed herein. Determining...
US-9,197,619 Management of multiple devices registered to a user
A system and method for managing electronic devices based on user identity information is presented. An authenticating entity authenticates and provides secure...
US-9,197,402 Re-circulating time-to-digital converter (TDC)
A re-circulating time-to-digital converter (TDC) can include a triggered reference ring oscillator (TRRO) and a delay module. The triggered reference ring...
US-9,197,393 Multi-transceiver wireless communication device and methods for adaptive multi-band communication
Embodiments of a multi-transceiver wireless communication device and methods for adaptive multi-band communication are generally described herein. In some...
US-9,197,372 Enhanced node B and method for precoding with reduced quantization error
Embodiments of an enhanced Node B (eNB) and method for precoding with reduced quantization error are generally described herein. In some embodiments, first and...
US-9,197,371 Coordinated multipoint communication network with multiple cooperating eNBs and method for beamforming...
Embodiments of an enhanced Node-B (eNB) configured to operate as a serving eNB in a coordinated multi-point (CoMP) communication network and method are...
US-9,197,288 Determining the signal quality of an electrical interconnect
One embodiment provides a network device that includes PHY circuitry comprising transmit circuitry (Tx) and receive circuitry (Rx), wherein the Tx and Rx...
US-9,197,258 System and method for generating a data dependent clock for a DAC in a modulator
A modulator and associated method includes a calculation block configured to receive a plurality of digital samples of a modulated baseband signal, and...
US-9,196,942 Adaptable resonator filter
An adaptable filter made up of cavity resonators. The adaptation takes place by adjusting the connection from the input connector (CN1) of the filter to the...
US-9,196,752 Backside bulk silicon MEMS
An integrated circuit device that comprises a single semiconductor substrate, a device layer formed on a frontside of the single semiconductor substrate, a...
US-9,196,704 Selective laser annealing process for buried regions in a MOS device
Laser anneal to melt regions of a microelectronic device buried under overlying materials, such as an interlayer dielectric (ILD). Melting temperature...
US-9,196,625 Self-aligned floating gate in a vertical memory structure
Methods for building a memory device or electronic system may include a memory cell body extending from a substrate, a self-aligned floating gate separated from...
US-9,196,384 Memory subsystem performance based on in-system weak bit detection
A memory subsystem can test a memory device in situ, testing the performance of parameters of operation the device in the system it is built into during...
US-9,196,316 Self-disabling chip enable input
A multi-die memory package may have separate chip enable inputs for the respective memory dice. Individual chip enable inputs may be separated by other chip...
US-9,196,083 Time-continuous collision detection using 3D rasterization
A PCS culling technique may be augmented utilizing a motion blur (three-dimensional) rasterizer. The culling technique can be used for continuous collision...
US-9,196,081 Techniques for enhancing multiple view performance in a three dimensional pipeline
Techniques may be directed to enhancing multiple view performance in a three dimensional pipeline. A plurality of view transformations associated with an image...
US-9,195,873 Method and system for decoding small sized barcodes from blurred images
An apparatus, system, and method to identify a region of an image including a barcode based on, at least in part, an entity specific feature associated with the...
US-9,195,824 Providing integrity verification and attestation in a hidden execution environment
In one embodiment, a processor includes a microcode storage including processor instructions to create and execute a hidden resource manager (HRM) to execute in...
US-9,195,818 Adaptive virtual keyboard for handheld device
In various embodiments, the size, shape, and arrangement of keys on a virtual keyboard may be determined based on touchscreen contacts made by the user....
US-9,195,816 Intelligent graphics interface in a handheld wireless device
Various embodiments of the invention may allow applications and information to be clustered together in ways that simplify and automate various tasks. Other...
US-9,195,787 Methods and apparatus for modeling and simulating spintronic integrated circuits
Described are apparatus and method for simulating spintronic integrated circuit (SPINIC), the method comprising: generating a spin netlist indicating...
US-9,195,628 Partitioned bluetooth system
A system includes a first memory, a second memory, a host processor, and a second processor. The first memory is configured to store first layers of a Bluetooth...
US-9,195,606 Dead block predictors for cooperative execution in the last level cache
A cache memory eviction method includes maintaining thread-aware cache access data per cache block in a cache memory, wherein the cache access data is...
US-9,195,600 Mechanisms to accelerate transactions using buffered stores
In one embodiment, the present invention includes a method for executing a transactional memory (TM) transaction in a first thread, buffering a block of data in...
US-9,195,589 Adaptive configuration of non-volatile memory
Examples are disclosed for adaptive configuration of non-volatile memory. The examples include a mode register configured to include default and updated values...
US-9,195,577 Dynamic operations for 3D stacked memory using thermal data
Dynamic operations for operations for 3D stacked memory using thermal data. An embodiment of a memory device includes memory having multiple coupled memory...
US-9,195,551 Enhanced storage of metadata utilizing improved error detection and correction in computer memory
A novel ECC scheme is disclosed that offers an error protection level that is at least the same as (if not better than) that of the conventional ECC scheme...
US-9,195,465 Cache coherency and processor consistency
Responsive to execution of a computer instruction in a current translation window, state indicators associated with a cache line accessed for the execution may...
US-9,195,464 Tracking written addresses of a shared memory of a multi-core processor
Described embodiments provide a method of controlling processing flow in a network processor having one or more processing modules. A given one of the...
US-9,195,404 Exposing protected memory addresses
Mechanisms for exposing a protected memory address are provided. A processing device may store a data value at a protected memory address. The protected memory...
US-9,195,314 Keyboard with magnetic key position return for an electronic device
Particular embodiments described herein provide for a keyboard assembly having a plurality of keys that include a key having one or more magnets, which are...
US-9,195,292 Controlling reduced power states using platform latency tolerance
In an embodiment, a processor includes a plurality of cores and power management logic. The power management logic may be to, in response to a first break event...
US-9,195,285 Techniques for platform duty cycling
Various embodiments are generally directed to an apparatus, method and other techniques for detecting active and semi-active workloads during execution on a...
US-9,195,007 Inverted 45 degree mirror for photonic integrated circuits
Inverted 45.degree. semiconductor mirrors as vertical optical couplers for PIC chips, particularly optical receivers and transmitters. An inverted 45.degree....
US-9,194,911 Hardware-efficient on-chip calibration of analog/RF through sub-sampling
A digital on-die-test engine (OTE) generates stimuli signals for an analog/RF circuit, where the OTE is embedded within the circuitry. The stimuli signals are...
US-9,191,975 Identification-assisted wireless network connections
Systems and methods for transmitting location-specific information such as wireless network connectivity information are generally disclosed herein. One...
US-9,191,966 Communication device and method for communicating in a communication mode using a frequency range according to...
According to one embodiment, a communication device is described comprising a communication circuit configured to communicate in a first communication mode...
US-9,191,888 Directional transmission techniques
Embodiments provide techniques for the transmission of broadcasts. For instance, an apparatus may include a sequence selection module, and multiple radiating...
US-9,191,828 High efficiency distributed device-to-device (D2D) channel access
Techniques for facilitating device-to-device (D2D) communications using a high efficiency distributed channel access scheme are generally described herein. In...
US-9,191,553 System, methods, and computer program products for multi-stream audio/visual synchronization
Methods, systems and computer program products for the synchronization of media streams. In an embodiment, a gross synchronization may first be performed on the...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.