Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: intel





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-9,264,266 Successive interference cancellation system and method for MIMO horizontal encoding and decoding
A method and system for receiving and decoding horizontally encoded MIMO-OFDM transmissions with improved efficiency. In one embodiment, MIMO decoding is...
US-9,264,191 Enhanced node B and methods for network assisted interference cancellation with reduced signaling
Embodiments of an enhanced node B (eNB) and methods for network-assisted interference cancellation with reduced signaling in a 3GPP LTE network are generally...
US-9,264,188 Apparatus and a method for determining information on an amplitude error of a transmit signal
An apparatus for determining information on an amplitude error of a transmit signal includes at least one transmit path module, at least one feedback receive...
US-9,264,187 Measuring bit error rate during runtime of a receiver circuit
In one embodiment, a receiver includes: a data path having a first slicer to receive and sample an incoming analog signal and to determine a bit level for the...
US-9,264,086 Mobile unit having internet protocol functionality
A mobile unit includes a handset and a removable storage module having a unique storage module identity, for storing information specific to a user, including...
US-9,264,048 Secret operations using reconfigurable logics
An integrated circuit includes a programmable logic device and optionally a control circuit coupled to the programmable logic device (PLD). The control circuit...
US-9,263,885 Distributed power delivery scheme for on-die voltage scaling
A high-speed low dropout (HS-LDO) voltage regulation circuit suitable to enable a power gate unit to produce a variable voltage signal based on the load of a...
US-9,263,621 Inclined photonic chip package for integrated optical transceivers and optical touchscreen assemblies
An optical touchscreen assembly may employ a photonic chip packaged with a chip surface at an angle inclined between horizontal and vertical orientations. An...
US-9,263,557 Techniques for forming non-planar germanium quantum well devices
Techniques are disclosed for forming a non-planar germanium quantum well structure. In particular, the quantum well structure can be implemented with group IV...
US-9,263,459 Capping poly channel pillars in stacked circuits
A three dimensional or stacked circuit device includes a conductive channel cap on a conductor channel. The channel cap can be created via selective deposition...
US-9,263,424 Semiconductor chip stacking assemblies
Embodiments of the invention provide semiconductor chip stacking assemblies that provide direct attachment of a first semiconductor device with a second...
US-9,263,422 Interlayer communications for 3D integrated circuit stack
Some embodiments provide capacitive AC coupling inter-layer communications for 3D stacked modules.
US-9,263,376 Chip interposer, semiconductor device, and method for manufacturing a semiconductor device
A chip interposer may include: a first interconnect level including a first pad; and a second interconnect level including a second pad, wherein the second pad...
US-9,263,329 Methods of connecting a first electronic package to a second electronic package
A method of fabricating an electronic package. The method includes filling a mold with an electric conductor to form a number of electrical interconnects within...
US-9,263,121 Low power transient voltage collapse apparatus and method for a memory cell
Described is an apparatus for memory write assist which consumes low power during write assist operation. The apparatus comprises: a power supply node; a device...
US-9,262,841 Front to back compositing
In one embodiment, pixels that cannot change their color due to the alpha blend mode and the color already stored in a render target are detected. For example,...
US-9,262,795 Hybrid rendering systems and methods
Embodiments of a system and method for enhanced graphics rendering performance in a hybrid computer system are generally described herein. In some embodiments,...
US-9,262,696 Image capture feedback
Embodiments for image capture feedback are disclosed. In some embodiments, a computing system may receive a first image from an image capture device and...
US-9,262,676 Handwritten signature detection, validation, and confirmation
Technologies may provide for detecting, validating, or confirming the validity of a handwritten signature. A logic architecture may be employed to detect a...
US-9,262,360 Architected protocol for changing link operating mode
In one embodiment, a device having a link training state machine including a reconfiguration logic to perform a dynamic link reconfiguration of a physical link...
US-9,262,354 Adaptive interrupt moderation
Generally, this disclosure relates to adaptive interrupt moderation. A method may include determining, by a host device, a number of connections between the...
US-9,262,350 De-interleaving on an as-needed basis
One embodiment is an apparatus having a memory, a controller, and a de-interleaving module. The memory is configured to store portions of a set of interleaved...
US-9,262,347 Method, apparatus and system for measuring latency in a physical unit of a circuit
In an embodiment, an apparatus includes a counter to count between a start value and an end value according to a local clock signal, a first register to store...
US-9,262,338 Synchronizing a translation lookaside buffer with an extended paging table
A processor including logic to execute an instruction to synchronize a mapping from a physical address of a guest of a virtualization based system (guest...
US-9,262,336 Page miss handler including wear leveling logic
Embodiments of the invention describe an apparatus, system and method for utilizing a page miss handler having wear leveling logic/modules for memory devices....
US-9,262,327 Signature based hit-predicting cache
An apparatus may comprise a cache file having a plurality of cache lines and a hit predictor. The hit predictor may contain a table of counter values indexed...
US-9,262,270 Live error recovery
A packet is identified at a port of a serial data link, and it is determined that the packet is associated with an error. Entry into an error recovery mode is...
US-9,262,267 Error correction in solid state drives (SSD)
A paging scheme for a Solid State Drive (SSD) error correction mechanism that exchanges portions of a parity component, such as a page, between SRAM and less...
US-9,262,256 Using dark bits to reduce physical unclonable function (PUF) error rate without storing dark bits location
Dark-bit masking technologies for physically unclonable function (PUF) components are described. A computing system includes a processor core and a secure key...
US-9,262,230 Method and system for work partitioning between processors with work demand feedback
A method according to one embodiment includes the operations of loading binary code comprising a top level task into memory on a first processor, the top level...
US-9,262,178 Method for reducing platform boot times by providing lazy input/output abstractions
Methods, systems and computer program products are disclosed for enhanced system boot processing that is faster to launch an operating system, as certain...
US-9,262,173 Critical section detection and prediction mechanism for hardware lock elision
A method and apparatus for detecting lock instructions and lock release instruction, as well as predicting critical sections is herein described. A lock...
US-9,262,166 Efficient implementation of RSA using GPU/CPU architecture
Various embodiments are directed to a heterogeneous processor architecture comprised of a CPU and a GPU on the same processor die. The heterogeneous processor...
US-9,262,163 Real time instruction trace processors, methods, and systems
A method of an aspect includes generating real time instruction trace (RTIT) packets for a first logical processor of a processor. The RTIT packets indicate a...
US-9,262,159 Performing a cyclic redundancy checksum operation responsive to a user-level instruction
In one embodiment, the present invention includes a method for receiving incoming data in a processor and performing a checksum operation on the incoming data...
US-9,262,015 System for portable tangible interaction
Embodiments of the invention describe a system utilizing at least one camera and a display to create an object and context aware system. Embodiments of the...
US-9,262,000 Multi-touch interface schemes
Systems, devices and methods are described including using a Human Interface Device (HID) source device to configure a HID sink device to provide interface data...
US-9,261,957 Method and apparatus for controlling screen by tracking head of user through camera module, and...
Controlling a screen by tracking user's head using a camera module is described, comprising: (a) when a request for displaying contents is received, displaying...
US-9,261,934 Dynamic response improvement of hybrid power boost technology
Methods and apparatus relating to improving dynamic response of hybrid power boost technology are described. In one embodiment, two or more levels of charger...
US-9,261,926 Thermally actuated vents for electronic devices
Thermally actuated vents for electronic devices. An embodiment of an apparatus includes a vent having a first position and a second position, wherein the first...
US-9,261,897 Scalable, common reference-clocking architecture using a separate, single clock source for blade and rack servers
Scalable, common reference-clocking architecture and method for blade and rack servers. A common reference clock source is configured to provide synchronized...
US-9,261,878 Electronic device having a motion detector
A computer is provided that includes a lid having a display and a motion detector to detect motion or movement of a user.
US-9,261,710 2D quality enhancer in polarized 3D systems for 2D-3D co-existence
Polarized 3D viewing systems inherently cut the viewing resolution in half. While 3D content looks of good quality, the quality of any co-existing 2D content in...
US-9,261,656 Optical transceiver interface with flat surface lens and flat surface interfaces
An optical lens connector includes a flat lens and substantially flat alignment surfaces. A lens body has a planar surface, and an optical lens is disposed in...
US-9,261,602 Location change detection based on ambient sensor data
A method for determining a location change based on contextual data is disclosed. The method may include gathering contextual data from ambient sensors of a...
US-9,261,580 System and method for channel information exchange for time of flight range determination
A system for time-of-flight (ToF) positioning in an IEEE 802.11 network comprises an initiating station that transmits a request frame over a channel to a...
US-9,261,370 Provision of navigation service including reporting of elevation information and/or vertical guidance
Methods, apparatuses and storage medium associated with navigation service are disclosed. In various embodiments, a method may include collecting, by a client...
US-9,260,294 Integration of pressure or inertial sensors into integrated circuit fabrication and packaging
The integration of pressure or inertial sensors into an integrated circuit fabrication and packaging flow is described. In one example, a diaphragm is formed by...
US-D749,568 Wearable computing device
US-D749,562 Electronic computer with an at least partially transparent input device
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.