At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Requalization effort-balancing of transmit finite impulse response and
receive linear equalizer or receive...
Methods and apparatus for provision of equalization effort-balancing of transmit (TX) Finite Impulse Response (FIR) and receive (RX) Linear Equalizer (LE) or RX...
Performing AES encryption or decryption in multiple modes with a single
A machine-readable medium may have stored thereon an instruction, which when executed by a machine causes the machine to perform a method. The method may...
Power line based theft protection of electronic devices
Technologies for establishing and managing a connection with a power line communication network include establishing a communication connection between an...
Apparatus and method to enable device-to-device (D2D) discovery in
An apparatus and method of allowing user equipment (UE) to transmit information directly with other user equipment, using a device-to-device (D2D) mode is...
Alternate channel for carrying selected message types
A method is implemented by a subscriber unit in a wireless communication for establishing a network session. The subscriber unit encodes an acknowledgment...
High-efficiency WLAN (HEW) master station and methods to increase
information bits for HEW communication
Embodiments of an access point and method for high-efficiency WLAN (HEW) communication are generally described herein. In some embodiments, the access point may...
Method and apparatus for delayed recovery for block acknowledgement
bursting in a wireless network
A minimum block acknowledgement (BA) window size is calculated for use during a BA transaction based on the processing delay of an originator device. The actual...
Device, system and method of communicating aggregate data units
Some demonstrative embodiments include devices, systems and/or methods of communicating aggregate data units. For example, a device may include a wireless...
Techniques for transmitting video content to a wirelessly docked device
having a display
Examples are disclosed for transmitting video content. In some examples, cyclic redundancy check (CRC) values may be added to video content for video frames to...
Lane error detection and lane removal mechanism to reduce the probability
of data corruption
Method, apparatus, and systems for detecting lane errors and removing errant lanes in multi-lane links. Data comprising link packets is split into a plurality...
Communications techniques for a secure near field communication
Communication techniques for a secure near field communication (NFC) architecture are described. In one embodiment, for example, a wireless communications...
Wideband frequency shift modulation using transient state of antenna
Described herein are architectures, platforms and methods for implementing modulating a radiating signal of a high Q antenna in order to transmit from one...
Control architectures for RF transceivers
Described herein are devices and methods for implementing a transceiver with independently controlled components. The components may include a programmable...
System for analog to digital conversion with improved spurious free
Generally, this disclosure describes an apparatus, systems and methods for analog to digital conversion with improved spurious free dynamic range. The system...
Electronic assemblies with scalable clip-type connectors
A clip-type connector for electrically coupling a substrate with a device or another substrate is disclosed. An electrical connector comprises a top plate and a...
Broadband aircraft wingtip antenna system
An isotropic antenna system internally mounted in the outermost portion of an aircraft wing and in the elevated winglet or similar vertical member of an...
Solder attach apparatus and method
An electronic device including a solder structure and methods of forming an electrical interconnection are shown. Solder structures are shown including a solder...
Low profile zero/low insertion force package top side flex cable connector
An integrated circuit package is presented. In an embodiment, the integrated circuit package has contact pads formed on the top side of a package substrate, a...
Metal fuse by topology
Embodiments of the present disclosure describe techniques and configurations for overcurrent fuses in integrated circuit (IC) devices. In one embodiment, a...
Method of creating a maskless air gap in back end interconnections with
double self-aligned vias
A method including patterning a thickness dimension of an interconnect material into a thickness dimension for a wiring line with one or more vias extending...
Compensating for off-current in a memory
A memory cell is accessed by determining an off-current of a set of memory cells, accessing a memory cell of the set of memory cells during an access period,...
Open angle detection and processing apparatus and method
Embodiments of techniques and apparatus for open angle detection and processing are described. In embodiments, an apparatus may comprise a first panel having a...
Ambulatory system to communicate visual projections
An ambulatory system to communicate visual projections. An embodiment of an apparatus for ambulatory communication includes: a propulsion system to enable the...
Culling using masked depths
A simple technique for z.sub.max-culling on a per-tile basis conservatively estimates the maximum depth of the samples in a tile using a layer of masks and a...
Techniques for improving rendering efficiency
Various embodiments are generally directed to techniques for causing the storage of a color data value of a clear color to be deferred or entirely avoided as...
Method and apparatus for secure execution using a secure memory partition
A processor capable of secure execution. The processor contains an execution unit and secure partition logic that secures a partition in memory. The processor...
Protecting information processing system secrets from debug attacks
Embodiments of an invention for protecting information processing system secrets from debug attacks are disclosed. In one embodiment, a processor includes...
Digital rights management handler and related methods
A system and method of providing universal digital rights management system protection is described. One feature of the invention concerns systems and methods...
Method, apparatus and system for location assisted translation
A method, apparatus and system may enhance translation results from translation applications running on mobile devices. Specifically, according to one...
Paging in secure enclaves
Embodiments of an invention for paging in secure enclaves are disclosed. In one embodiment, a processor includes an instruction unit and an execution unit. The...
Dynamic cache and memory allocation for memory subsystems
Technologies are presented that allow a portion of a cache to be used as a front memory when there is dynamic need based on system demand. A computing system...
Identifying and prioritizing critical instructions within processor
In one embodiment, the present invention includes a method for identifying a memory request corresponding to a load instruction as a critical transaction if an...
Scatter-gather intelligent memory architecture for unstructured streaming
data on multiprocessor systems
A scatter/gather technique optimizes unstructured streaming memory accesses, providing off-chip bandwidth efficiency by accessing only useful data at a fine...
Techniques for identifying read/write access collisions for a storage
Examples are disclosed for identifying read/write access collisions for a storage medium. In some examples, a plurality of write access requests for access to a...
Data storage and variable length error correction information
A corresponding portion of storage (such as one or more storage cells) is assigned one of multiple different error correction modes depending on a respective...
Methods for reducing energy consumption of buffered applications using
simultaneous multi-threading processor
A state of an application running in a system is monitored. The monitoring of the application states includes monitoring one or more buffers associated with the...
Systems, methods and computer program products for bootstrapping a type 1
virtual machine monitor after...
Systems, methods, and computer program products that provide for the use of a type 2 VMM to de-link or isolate underlying processor hardware from an operating...
Method and system for the protected storage of downloaded media content
via a virtualized platform
A method and system for the protected storage of downloaded media content via a virtualized platform. A method comprises downloading content to a special...
Optimized cold boot for non-volatile memory
Various embodiments are directed to apparatuses and methods for faster solid state drive (SSD) boot-up. On boot-up, SSD control algorithms may load non-logical...
Method, apparatus, system, and machine readable storage medium for
providing software security
Technologies are provided in example embodiments for determining that a module is to be loaded, the module being associated with module code, determining that...
Constructing persistent file system from scattered persistent regions
Methods and apparatus related to constructing a persistent file system from scattered persistent regions are described. In one embodiment, stored information in...
Instruction order enforcement pairs of instructions, processors, methods,
A processor of an aspect includes an instruction fetch unit to fetch a pair of instruction order enforcement instructions. The pair of instruction order...
Supervisor mode execution protection
Apparatuses and methods for supervisor mode execution protection are disclosed. In one embodiment, a processor includes an interface to access a memory,...
Systems, apparatuses, and methods for determining a trailing least
significant masking bit of a writemask register
The execution of a KZBTZ finds a trailing least significant zero bit position in an first input mask and sets an output mask to have the values of the first...
Method, apparatus, system creating, executing and terminating mini-threads
Described herein are mechanisms for creating, executing, and terminating mini-threads. A processor executes instructions with a primary thread in a first...
Monitoring vector lane duty cycle for dynamic optimization
In an embodiment, a processor includes a vector execution unit having a plurality of lanes to execute operations on vector operands, a performance monitor...
Reducing power consumption in a fused multiply-add (FMA) unit responsive
to input data values
In an embodiment, a fused multiply-add (FMA) circuit is configured to receive a plurality of input data values to perform an FMA instruction on the input data...
System and method for providing tactile feedback
A system and method for providing tactile feedback in a user interface. The system includes a tactile feedback assembly configured to communicate with a user...
Dynamically controlling interconnect frequency in a processor
In one embodiment, the present invention includes a method for determining whether a number of stalled cores of a multicore processor is greater than a stall...
Active display processor sleep state
Power consumption and dissipation is reduced during active display of content from an internal display buffer using a power supply topology that powers a...