Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: intel





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-9,570,139 Magnetic state element and circuits
Described is an apparatus, for spin state element device, which comprises: a variable resistive magnetic (VRM) device to receive a magnetic control signal to...
US-9,569,886 Variable shading
In some embodiments, a given frame or picture may have different shading rates. In one embodiment in some areas of the frame or picture the shading rate may be...
US-9,569,883 Decoupled shading pipeline
In some embodiments, a given frame or picture may have different shading rates. In one embodiment in some areas of the frame or picture the shading rate may be...
US-9,569,882 Four corner high performance depth test
One or more apparatus and method for multi-pixel/sample level depth testing in a graphics processor is described. In embodiments, a bounding-box of variable...
US-9,569,880 Adaptive anisotropic filtering
A method, graphics processing unit, and system are described herein. The method for adaptive anisotropic filtering includes calculating a number of ways of...
US-9,569,879 Culling using linear bounds for stochastic rasterization
We present a new culling test for rasterization of simultaneous depth of field and motion blur, which efficiently reduces the set of (x, y, u, v, t) samples...
US-9,569,878 Sample culling based on linearized 5D edge equations
Thin invention introduces a five-dimensional rasterization technique that uses a test based on triangle edges in order to obtain high efficiency. A compact...
US-9,569,642 Always-available embedded theft reaction subsystem
A system comprising a platform protected by an always-on always-available security system is described. In one embodiment, the system includes a risk behavior...
US-9,569,637 Enhanced privacy for provision of computer vision
Methods, apparatuses and storage medium associated with providing enhanced privacy during usage of computer vision are disclosed. In embodiments, an apparatus...
US-9,569,633 Device, system, and method for processor-based data protection
A device, system, and method for providing processor-based data protection on a mobile computing device includes accessing data stored in memory with a central...
US-9,569,613 Techniques for enforcing control flow integrity using binary translation
Various embodiments are generally directed to an apparatus, method and other techniques to determine a valid target address for a branch instruction from...
US-9,569,372 Redirection communication
A method and system of communicating data to or from a remote computer. The remote computer is accessed by a CPU as though it were a local IDE controller...
US-9,569,309 Managing error data and resetting a computing system
Various techniques for managing a system reset of a computing system to maintain error data are described herein. In one example, a computing system configured...
US-9,569,278 Asymmetric performance multicore architecture with same instruction set architecture
A method is described that entails operating enabled cores of a multi-core processor such that both cores support respective software routines with a same...
US-9,569,267 Hardware-based inter-device resource sharing
The present disclosure is directed to hardware-based inter-device resource sharing. For example, a remote orchestrator (RO) may provide instructions to cause a...
US-9,569,218 Decomposing operations in more than one dimension into one dimensional point operations
A processing architecture uses stationary operands and opcodes common on a plurality of processors. Only data moves through the processors. The same opcode and...
US-9,569,212 Instruction and logic for a memory ordering buffer
A processor includes an allocator with logic assigning alias hardware resources to instructions within an atomic region of instructions. The atomic region...
US-9,569,210 Apparatus and method of execution unit for calculating multiple rounds of a skein hashing algorithm
An apparatus is described that includes an execution unit within an instruction pipeline. The execution unit has multiple stages of a circuit that includes a)...
US-9,569,208 Compressed instruction format
A technique for decoding an instruction in a variable-length instruction set. In one embodiment, an instruction encoding is described, in which legacy, present,...
US-9,569,141 Hash map support in a storage device
In an embodiment, a storage device may include device processing logic. The device processing logic may acquire a command associated with a key-value pair...
US-9,568,978 Controlling power consumption in processor-based systems and components thereof
Since the maximum power consumption is largely a concern at the power supply domain, a limited number of nodes may be allowed to consume their maximum power...
US-9,568,977 Context sensing for computing devices
A method and system for context sensing is described herein. The method includes determining if sensor data obtained via a number of sensors exceed a...
US-9,568,975 Power balancing to increase workload density and improve energy efficiency
Technologies for adjusting server power consumption include a computing device to receive resource utilization data from a plurality of servers. The computing...
US-9,568,972 Coordinated multi-device power management
Techniques related to coordinating power management for multiple devices are discussed. Such techniques may include establishing communications between devices,...
US-9,568,956 Apparatus, system and method for a collapsing keyboard
Some embodiments of an apparatus, system and method are described for a collapsible keyboard apparatus and computing system. A collapsible keyboard apparatus...
US-9,568,929 Bandgap reference circuit with beta-compensation
Described are apparatuses and methods for generating a temperature-stabilized reference voltage on a semiconductor chip. An apparatus may include a differential...
US-9,568,547 Method, apparatus and system for dynamic bandwidth management in systems
In one embodiment, a bandwidth management controller is coupled to a debug interconnect to dynamically allocate buffer space of a plurality of data buffers to...
US-9,568,530 Active cable testing
Embodiments of the present disclosure provide configurations for testing arrangements for testing multi-lane active cables. In one embodiment, a testing...
US-9,568,521 Distortion estimation apparatus and method
A distortion estimation apparatus for estimating distortion includes a feedback element, a nonlinearity determiner, and a distortion simulator. The feedback...
US-9,568,432 Sensor apparatus to determine a value of a chemical parameter based on a color shade and methods thereof
Apparatus and methods may provide for determining a value of chemical parameter. One or more light emitters may be positioned within a housing to emit light...
US-9,566,158 Hardware protection of virtual machine monitor runtime integrity watcher
An apparatus and method for hardware protection of a virtual machine monitor (VMM) runtime integrity watcher is described. A set of one or more hardware range...
US-9,565,787 Heat dissipation device loading mechanisms
The present description relates to the field of microelectronic assemblies, wherein a heat dissipation device may be incorporated into the microelectronic...
US-9,565,766 Formation of DRAM capacitor among metal interconnect
Techniques are disclosed for integrating capacitors among the metal interconnect for embedded DRAM applications. In some embodiments, the technique uses a wet...
US-9,565,684 Systems and methods for avoiding interference for a peer-to-peer network connection
Systems and methods are described herein for avoiding interfering with 5GHZ frequency band signals with a peer-to-peer wireless local area network connection. A...
US-9,565,681 Low power and fast application service transmission
An apparatus, method and system are provided to allow a low power and fast application service transmission (LP-FAST) engine to enhance the quality of service...
US-9,565,672 Techniques for improved multicast content delivery
Techniques for improved multicast content delivery are described. In some embodiments, for example, an apparatus includes a processor circuit, a communication...
US-9,565,658 Dynamic selection of spectrum access in a spectrum sharing context
Briefly, in accordance with one or more embodiments, a wireless system may be controlled to operate via time-division duplexing (TDD) in a first mode and...
US-9,565,608 Method for performing mobile communications and mobile radio communication terminal device
A method for performing mobile communications from a first mobile terminal may include identifying one or more further mobile terminals engaged in...
US-9,565,603 HS-DSCH inter-node B cell change
A radio resource control (RRC) message is received by a radio resource control (RRC) device of a user equipment (UE). The RRC message notifies the FDD UE of a...
US-9,565,505 Loudspeaker cone excursion estimation using reference signal
The excursion of a loudspeaker cone is estimated using a reference signal in one example, a primary signal, produced by a cone of a loudspeaker, is received and...
US-9,565,409 Technologies for projecting a noncontinuous image
Technologies for projecting a noncontinuous image onto at least a portion of a projection region using a projector of a projection device. The projection device...
US-9,565,132 Multi-protocol I/O interconnect including a switching fabric
Described are embodiments of methods, apparatuses, and systems for multi-protocol tunneling across a multi-protocol I/O interconnect of computer apparatus. A...
US-9,565,131 Technologies for network packet cache management
Technologies for identifying a cache line of a network packet for eviction from an on-processor cache of a network device communicatively coupled to a network...
US-9,565,106 General input/output architecture, protocol and related methods to implement flow control
A storage device is provided to maintain a value of flow control credits allocated for a device on a channel and flow control logic is provided to receive a...
US-9,565,043 Hybrid I-Q polar transmitter with quadrature local oscillator (LO) phase correction
A hybrid polar I-Q transmitter comprises an I-Q quantization circuit configured to receive an in-phase signal and a quadrature signal forming a first I-Q data...
US-9,565,037 Adaptive serdes receiver
One embodiment provides an apparatus. The apparatus includes a feedforward equalizer (FFE), an FFE data slicer and an FFE least mean square (LMS) module. The...
US-9,564,958 Power saving mode optimizations and related procedures
Embodiments of an eNodeB and method for Machine Type Communication in a Wireless Network are generally described herein. In some embodiments, a method performed...
US-9,564,957 User equipment and method for assisted three dimensional beamforming
An embodiment for a method for user equipment assisted three-dimensional beamforming is disclosed. The method may include the user equipment receiving a...
US-9,564,917 Instruction and logic for accelerated compressed data decoding
A processor includes an execution unit to decode compressed data. The execution unit includes a code information array, a matching logic unit, a code value...
US-9,564,804 Electronic device having plurality of voltage rails
An electronic device may include a plurality of voltage rails to provide voltages to components of a load, a plurality of voltage regulators, and a buck...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.