Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: intel





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-7,942,936 Electronic system location determination
A lost or stolen computing device is recovered. A trusted server is requested to locate the computing device. The trusted server requests coarse location...
US-7,941,860 Apparatus and method for content protection using one-way buffers
Method and apparatus for content protection using one-way buffers. In one embodiment, the method includes storage of content decrypted by a host processor...
US-7,941,810 Extensible and flexible firmware architecture for reliability, availability, serviceability features
Improved reliability, availability, and serviceability (RAS) is provided by an extensible and flexible firmware architecture. The architecture provides...
US-7,941,699 Determining a set of processor cores to boot
Techniques that determine a strict subset of multiple processor cores from a set of multiple functional processor cores integrated within a single integrated...
US-7,941,692 NAND power fail recovery
Techniques to recover data from an indirected non-volatile memory system after unexpected power failure, as, e.g., NAND memory in electronic devices are disclosed.
US-7,941,651 Method and apparatus for combining micro-operations to process immediate data
A method and apparatus for combining micro-operations to process immediate data. The immediate data may be wider than the immediate data storage capacity of a...
US-7,941,631 Providing metadata in a translation lookaside buffer (TLB)
In one embodiment, the present invention includes a translation lookaside buffer (TLB) to store entries each having a translation portion to store a virtual...
US-7,941,629 Memory registration caching
A method for memory registration caching comprising enumerating a first process for a first process, in response to a memory registration cache being activated;...
US-7,941,624 Parallel memory migration
A method and apparatus is described herein for performing parallel memory migration, as well as execution of management tasks over a plurality of management...
US-7,941,618 Fully buffered DIMM read data substitution for write acknowledgement
A memory controller uses a scheme to retire two entries from a replay queue due to a single non-error response. Advantageously, entries in a replay queue may be...
US-7,941,178 Systems and methods for scheduling transmissions for coexistence of differing wireless radio protocols
Embodiments of systems and methods for Bluetooth and WiMAX coexistence are generally described herein. Other embodiments may be described and claimed. In some...
US-7,941,094 Apparatus and method of wireless communication at a plurality of performance levels
An apparatus, comprising at least one wireless receiver, the at least one wireless receiver may be capable of operating at a plurality of performance levels,...
US-7,941,052 Bi-directional parallel optical link
An optical communications device has light transmitters of a first wavelength that are coupled to a number of first waveguides of an optical data link,...
US-7,940,853 Method and device for calculating zero-croccing reference sequences for signal detection of angle-modulated...
A method for calculating zero-crossing reference sequences ({t.sub.i}) for the data detection of a sequence of zero crossings ({{circumflex over (t)}.sub.i}) of...
US-7,940,840 Dual barrel receiver equalization architecture
Methods and apparatus relating to dual barrel receiver equalization architectures are described. In an embodiment, a receiver logic may include an amplifier and...
US-7,940,778 Cross-layer approach to virtualized overlay on ad hoc networks
Methods and apparatus relating to a cross-layer approach for virtualized overlay on ad hoc networks are described. In one embodiment, a virtual address is used...
US-7,940,764 Method and system for processing multicast packets
Provided are a method, system, and program for processing multicast packets. A multicast packet is received to transmit to destination addresses. A payload of...
US-7,940,723 Dynamic/static transport channel to physical channel mapping in broadband wireless access systems
Embodiments of the present invention provide for transport and logical channels to be used in wireless transmissions to and from mobile stations. In some...
US-7,940,638 MIMO communication system and method for communicating with single antenna and multi-antenna mobile stations
In a wireless local area network (WLAN) that includes high-throughput communication devices with multiple antennas and legacy communication devices with single...
US-7,940,168 System, apparatus and method for automated emergency assistance with manual cancellation
A system, apparatus and method for automated emergency assistance with manual cancellation that is responsive to physiological, environmental and/or input...
US-7,939,945 Electrically conductive fluid interconnects for integrated circuit devices
Disclosed are embodiments of an electrically conductive fluid interconnect for coupling an integrated circuit (IC) device to a substrate. The IC device may be...
US-7,939,922 Forming compliant contact pads for semiconductor packages
In one embodiment, the present invention includes a semiconductor package having a substrate with a first surface to support a semiconductor die. A second...
US-7,939,912 Spin polarization amplifying transistor
An embodiment of the invention is a transistor formed in part by a ferromagnetic semiconductor with a sufficiently high ferromagnetic transition temperature to...
US-7,938,013 Method and apparatus for a self-powered RFID-readable pedometer
A device, system and method for analyzing a user's motion using a piezoelectric film to generate a plurality of deformation signals based upon an associated...
US-7,937,760 System security agent authentication and alert distribution
An aggregation agent may combine and correlate information generated by multiple on-host agents and/or information generated in response to multiple security...
US-7,937,741 Platform noise estimation and mitigation
A method and apparatus for platform noise estimation and mitigation are provided. An embodiment of a method for mitigating noise may include receiving a data...
US-7,937,709 Synchronizing multiple threads efficiently
In one embodiment, the present invention includes a method of assigning a location within a shared variable for each of multiple threads and writing a value to...
US-7,937,701 ACPI communication between virtual machine monitor and policy virtual machine via mailbox
A method, apparatus and system enable bi-directional communications between a virtual machine monitor ("VMM") and an Advanced Configuration & Power Interface...
US-7,937,621 Transient fault detection by integrating an SRMT code and a non SRMT code in a single application
Disclosed is a method for running a first code generated by a Software-based Redundant Multi-Threading (SRMT) compiler along with a second code generated by a...
US-7,937,620 Transient fault detection by integrating an SRMT code and a non SRMT code in a single application
Disclosed is a method for running a first code generated by a Software-based Redundant Multi-Threading (SRMT) compiler along with a second code generated by a...
US-7,937,532 Method and apparatus for speculative prefetching in a multi-processor/multi-core message-passing machine
In some embodiments, the invention involves a novel combination of techniques for prefetching data and passing messages between and among cores in a...
US-7,937,525 Method and apparatus for decoding a virtual machine control structure identification
Embodiments of apparatuses, methods, and systems for decoding a virtual machine control structure identification are disclosed. In one embodiment, an apparatus...
US-7,937,524 Cache write integrity logging
An apparatus, as well as systems, methods, and articles can operate to record the address of write operations to a memory cached by a non-volatile cache prior...
US-7,937,505 Method and system for flexible and negotiable exchange of link layer functional parameters
A proposal is discussed that facilitates exchanging parameters for a link layer that allows a variable number of parameters without changing a communication...
US-7,937,461 Method for controlling a daily living activity monitoring system from a remote location
A system is provided for monitoring a user in a user living area. The system includes a system controller and an activity detection subsystem. The activity...
US-7,937,234 Classification of spatial patterns on wafer maps
Classification of spatial patterns on wafer maps is generally described. In one example, a method includes applying K-means type clustering to wafer maps...
US-7,936,836 Method and apparatus for an OFDMA parallel architecture scheduler
A method and apparatus for calculating an optimal sub-channel allocation of Orthogonal Frequency Division Multiple Access (OFDMA) from a first bipartite graph...
US-7,936,789 Disparate clock domain synchronization
Disparate clock domains are resynchronized after circuits in one of the clock domains awake from a reduced power state. Parallel test data is routed from a core...
US-7,936,755 Ingress processing optimization via traffic classification and grouping
An arrangement is provided for ingress processing optimization via traffic classification and grouping. A plurality of packets are classified according to a...
US-7,936,708 Device, system, and method of wireless network selection and handover
Device, system, and method of wireless network selection and handover. A multi-transceiver wireless device includes: at least first and second co-located...
US-7,936,703 Optimized cache consistency algorithm in a point-to-point interconnected multiple processor system
A spanning tree is assigned to a processing node for each processing node in a point-to-point network that connects a plurality of processing nodes. The...
US-7,936,684 Physical layer loopback
In some embodiments, a chip comprises control circuitry to provide inband signals, inband output ports, and transmitters to transmit the inband signals to the...
US-7,936,364 Maintaining balance in a display
In one embodiment, the present invention includes a method of measuring a duration difference between a video frame and a corresponding modulation frame; and...
US-7,936,359 Reconfigurable floating point filter
A reconfigurable floating point data filter may be implemented by configuring a texture filter in response to state data, where the state data specifying at...
US-7,936,194 Dual-reference delay-locked loop (DLL)
Embodiments of the present invention are directed to a dual-reference delay-locked loop that includes a first delay element that delays a clock signal. The...
US-7,936,186 Method and apparatus for correcting duty cycle via current mode logic to CMOS converter
Embodiments of the invention relate generally to the field of duty cycle correction, and more particularly to method and apparatus for correcting duty cycle of...
US-7,936,025 Metalgate electrode for PMOS transistor
Described is a CMOS transistor structure with a multi-layered gate electrode structure and a method of fabrication. The gate electrode structure has a...
US-7,934,209 Method for firmware variable storage with eager compression, fail-safe extraction and restart time compression scan
Firmware-based conversion methods for storing converted firmware variables in a firmware storage device, such as flash memory. Under one method, "eager"...
US-7,934,112 Rate verification of an incoming serial alignment sequence
A technique for rate verification of an incoming serial alignment sequence includes receiving an incoming serial stream. A determination is then made as to...
US-7,934,110 Dynamically managing thermal levels in a processing system
A technique to dynamically maintain the thermal levels of a plurality of cores of a processing system by interleave core hopping with throttling techniques. The...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.