Easy To Use Patents Search & Patent Lawyer Directory
At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Searching: intel
Search by keyword, patent number, inventor, assignee, city or state:
| Patent # | Description |
|---|---|
| US-1,033,2821 |
Partially molded direct chip attach package structures for connectivity
module solutions Methods of forming microelectronic package structures/modules, and structures formed thereby, are described. Structures included herein may include a die on a... |
| US-1,033,1614 |
Method and apparatus for server platform architectures that enable
serviceable nonvolatile memory modules Systems and methods of implementing server architectures that can facilitate the servicing of memory components in computer systems. The systems and methods... |
| US-1,033,1564 |
Technologies for secure I/O with MIPI camera device Technologies for secure I/O with MIPI camera devices include a computing device having a camera controller coupled to a camera and a channel identifier filter.... |
| US-1,033,1492 |
Techniques to dynamically allocate resources of configurable computing
resources Examples may include techniques to coordinate the sharing of resources among virtual elements, including service chains, supported by a shared pool of... |
| US-1,033,1453 |
System management mode trust establishment for OS level drivers Various embodiments are generally directed to establishing trust in system management mode. An operating system management mode driver can invoke a system... |
| US-1,032,7633 |
Computational array camera with dynamic illumination for eye tracking Methods and systems for eye tracking are disclosed. One such method obtains a plurality of images of the eye from an array camera and detects glint positions... |
| US-1,032,7331 |
Stretchable computing device Some forms relate to a stretchable computing device. The stretchable computing device includes a first layer that includes electrical interconnects at a first... |
| US-1,032,6931 |
System and method for generating a plurality of unique videos of a same
event An apparatus and method are provided for viewing panoramic images and videos through the selection of a particular viewing angle and window (zoom) within that... |
| US-1,032,6330 |
Cooling fan assemblies with selectively activated vibration modes Methods, apparatus, systems and articles of manufacture to implement cooling fans with selectively activated vibration modes are disclosed. An example cooling... |
| US-1,032,6075 |
PSTTM device with multi-layered filter stack MTJ material stacks, pSTTM devices employing such stacks, and computing platforms employing such pSTTM devices. In some embodiments, perpendicular MTJ material... |
| US-1,032,5866 |
Electronic device packages with conformal EMI shielding and related
methods Electronic device package technology is disclosed. In one example, an electronic device package can include a bottom surface and a side surface extending from... |
| US-1,032,5861 |
Methods and structures for dicing integrated circuits from a wafer Dicing a semiconductor wafer into chips may include (and structures may result from) forming a lateral chip dicing pattern of vertical metal stack kerf (MSK)... |
| US-1,032,5860 |
Microelectronic bond pads having integrated spring structures A microelectronic package may be fabricated with at least one compliant external bond pad having at least one integrated spring structure for mitigating the... |
| US-1,032,5594 |
Low resource key phrase detection for wake on voice Techniques related to key phrase detection for applications such as wake on voice are discussed. Such techniques may include updating a start state based... |
| US-1,032,5344 |
Efficient merging of atomic operations at computing devices A mechanism is described for facilitating dynamic merging of atomic operations in computing devices. A method of embodiments, as described herein, includes... |
| US-1,032,5341 |
Handling pipeline submissions across many compute units One embodiment provides for a general-purpose graphics processing unit comprising multiple processing units and a pipeline manager to distribute a thread group... |
| US-1,032,5118 |
Cryptographic cache lines for a trusted execution environment Memory security technologies are described. An example processing system includes a processor core and a memory controller coupled to the processor core and a... |
| US-1,032,4872 |
Interrupt-vector translation lookaside buffer Systems, Methods and apparatuses relating to processor cores that respond to interrupts are disclosed. In one embodiment, an apparatus includes an interrupt... |
| US-1,032,4867 |
Systems and devices having a scalable basic input/output system (BIOS)
footprint and associated methods Devices, systems, and methods for implementing a scalable extended basic input/output system (BIOS) region that increases the BIOS footprint of a system, are... |
| US-1,032,4863 |
Protected memory view for nested page table access by virtual machine
guests Generally, this disclosure provides systems, methods and computer readable media for a protected memory view in a virtual machine (VM) environment enabling... |
| US-1,032,4862 |
Supporting oversubscription of guest enclave memory pages Implementations of the disclosure provide for supporting oversubscription of guest enclave memory pages. In one implementation, a processing device comprising a... |
| US-1,032,4857 |
Linear memory address transformation and management A processing device including a linear address transformation circuit to determine that a metadata value stored in a portion of a linear address falls within a... |
| US-1,032,4852 |
System and method to increase availability in a multi-level memory
configuration One embodiment provides for a data processing system comprising a multi-level system memory including a first memory level of volatile memory and a second... |
| US-1,032,4848 |
Independent and separate entity-based cache A mechanism is described for facilitating independent and separate entity-based graphics cache at computing devices. A method of embodiments, as described... |
| US-1,032,4357 |
Automatic lens aperture control for image and video capture Techniques related to automatic aperture control for an imaging device are discussed. Such techniques may include implementing an aperture control value to... |
| US-1,032,1857 |
Field-of-view ocular and facial alignment guides Low-cost, easy-to-use alignment target generators for aligning a user's own face or eye to a camera or scanner are based on field-of-view visual feedback from a... |
| US-1,032,1486 |
Rules for handling multiple EDCA parameters Methods and devices are described for providing wireless stations (STAs) with two sets of enhanced distributed channel access (EDCA) parameters. Legacy EDCA... |
| US-1,032,1296 |
Neighbor awareness networking in dynamic frequency selection channels Described herein are mechanisms to inform a first Neighbor Awareness Networking (NAN) device as to whether or not a second NAN device is connected to a dynamic... |
| US-1,032,1009 |
Protocol for communications between platforms and image devices In accordance with some embodiments, a protocol permits communications between platforms and image devices. This allows, for example, the platform to specify... |
| US-1,032,0215 |
Apparatus and method for instant on ability In an embodiment, a system includes voltage sensing logic to determine a first source voltage V.sub.first source corresponding to a first source, and a... |
| US-1,032,0051 |
Heat sink for 5G massive antenna array and methods of assembling same A massive array antenna apparatus is configured with a cantilevered heat pipe that allows a semiconductive millimeter-wave device to move independently from a... |
| US-1,031,9453 |
Board level leakage testing for memory interface Embodiments are generally directed to board level leakage testing for a memory interface. An embodiment of an apparatus includes multiple logic cells for... |
| US-1,031,9352 |
Notation for gesture-based composition Various systems and methods for air gesture-based composition and instruction systems are described herein. A composition system for composing gesture-based... |
| US-1,031,8834 |
Optimized image feature extraction One embodiment provides an image processing circuitry. The image processing circuitry includes a feature extraction circuitry and an optimization circuitry. The... |
| US-1,031,8738 |
Distributed secure boot Systems and methods may be used to securely booting multiple devices. A method may include initiating a boot sequence at a first device in an array of devices,... |
| US-1,031,8547 |
Technologies for achieving synchronized overclocking setting on multiple
computing devices Technologies for synchronized overclocking setting between multiple networked computing devices include a master computing device and multiple slave computing... |
| US-1,031,7960 |
Passive radiator cooling for electronic devices In one example an electronic device comprises at least heat generating component, a heat spreader positioned proximate the at least one heat generating... |
| US-1,031,7952 |
Compartment for magnet placement An apparatus is provided which comprises: a chassis compartment having a bottom surface and walls orthogonal to the bottom, wherein the chassis compartment... |
| US-1,031,7945 |
Electronic device with transparent display An apparatus is described. The apparatus includes a transparent display having pixels that appear transparent when in an off mode, and appear as one or more... |
| US-1,031,4171 |
Package assembly with hermetic cavity Apparatuses, systems and methods associated with hermetic encapsulation for package assemblies are disclosed herein. In embodiments, a package assembly may... |
| US-1,031,4015 |
Reporting of user plan congestion Technology for a radio access network (RAN) node that is operable to report user plane congestion (UPCON) is disclosed. The RAN node may include computer... |
| US-1,031,4000 |
Method, apparatus and system for measuring a position of a user equipment
in a wireless network A device, method and system of measuring a position of a user equipment in a wireless network may be disclosed. In some embodiments, a target user device may... |
| US-1,031,3788 |
Detecting speaker faults using acoustic echoes An example apparatus for detecting loudspeaker faults includes a switch detector to detect that a loudspeaker fault detection switch is enabled. The apparatus... |
| US-1,031,3256 |
Apparatus and methods for adaptive data compression Embodiments of apparatuses and methods for adaptive data compression and associated contextual information are described. In various embodiments, an apparatus... |
| US-1,031,3129 |
Keyed-hash message authentication code processors, methods, systems, and
instructions A processor of an aspect includes a decode unit to decode a keyed-hash message authentication code instruction. The keyed-hash message authentication code... |
| US-1,031,1723 |
Parking management system and method Apparatuses, methods and storage media associated with parking management are disclosed herein. In embodiments, a system may include a plurality of sensors... |
| US-1,031,0832 |
Internet-of-things device blank System and techniques for an internet-of-things device blank are described herein. An IoT blank device may be tested to determine whether it is in an initial... |
| US-1,031,0558 |
Apparatus and method for computing node and seat connection for conductive
fabric The present disclosure describes a number of embodiments related to a fabric having one or more embedded wires, with the computer node integrated into the... |
| US-1,030,6880 |
Administration of a wildlife repellant to protect an entity Systems, apparatuses, and/or methods to protect an entity. A detector may detect an animal proximate to an entity based on sensor data from a plurality of... |
| US-1,030,6760 |
Method of forming a substrate core structure using microvia laser drilling
and conductive layer pre-patterning... A method of fabricating a substrate core structure comprises: providing first and second patterned conductive layers defining openings therein on each side of a... |
File A Patent Application
- Protect your idea -- Don't let someone else file first. Learn more.
- 3 Easy Steps -- Complete Form, application Review, and File. See our process.
- Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.