Easy To Use Patents Search & Patent Lawyer Directory
At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Searching: intel
Search by keyword, patent number, inventor, assignee, city or state:
| Patent # | Description |
|---|---|
| US-8,278,214 |
Through mold via polymer block package Methods for forming an integrated circuit chip package having through mold vias in a polymer block, and such packages are described. For example, a first... |
| US-8,278,121 |
Method and apparatus to fabricate polymer arrays on patterned wafers using
electrochemical synthesis A wafer having a plurality of dies (also called array chips) on the wafer, the die having an electrode to generate a deprotecting reagent, a working electrode... |
| US-8,278,055 |
Methods and device for analyte characterization The methods and apparatus, disclosed herein are of use for sequencing and/or identifying proteins, polypeptides and/or peptides. Proteins containing labeled... |
| US-8,276,269 |
Dual epoxy dielectric and photosensitive solder mask coatings, and
processes of making same A microelectronic device mounting substrate includes a bond pad with a side wall and an upper surface. A dielectric first layer is disposed on the mounting... |
| US-8,276,262 |
Magnetically coupled thin-wafer handling system Aspects of the present disclosure may include an apparatus for enclosing a thin wafer to prevent damage during an on-going manufacture of integrated circuit... |
| US-8,276,208 |
Security-level enforcement in virtual-machine fail-over Methods, systems, and articles to receive, by a fail-over computing device, a request to instantiate a virtual-machine in response to a virtual-machine failure... |
| US-8,276,149 |
Thread livelock reduction unit Method, apparatus and system embodiments to assign priority to a thread when the thread is otherwise unable to proceed with instruction retirement. For at least... |
| US-8,276,142 |
Hardware support for thread scheduling on multi-core processors A method, device, and system are disclosed. In one embodiment the method includes scheduling a thread to run on first core of a multi-core processor. The... |
| US-8,276,127 |
Devices, methods and computer program products for reverse execution of a
simulation Devices, methods, and software program products for reverse execution of a simulation and/or tracing a value are provided. A state of a preceding checkpoint may... |
| US-8,276,028 |
Using error information from nearby locations to recover uncorrectable
data in non-volatile memory In various embodiments, the reference voltage used for read operations in a non-volatile memory may be adjusted up or down in an attempt to read data from an... |
| US-8,276,004 |
Systems and methods for energy efficient load balancing at server clusters Methods and systems to balance the load among a set of processing units, such as servers, in a manner that allows the servers periods of low power consumption.... |
| US-8,275,942 |
Performance prioritization in multi-threaded processors According to one embodiment of the invention, a method is disclosed for selecting a first subset of a plurality of cache ways in a cache for storing hardware... |
| US-8,275,805 |
Method of decreasing a total computation time for a visual simulation loop
in a virtual world application A method of decreasing a total computation time for a visual simulation loop includes sharing a common data structure across each phase of the visual simulation... |
| US-8,275,599 |
Embedded bus emulation A bus emulation device in accordance with one aspect of the present description includes an embedded microcontroller and a nonvolatile memory carried on a body.... |
| US-8,275,560 |
Power measurement techniques of a system-on-chip (SOC) A method and system to enable power measurements of a system-on-chip in various modes. In one embodiment of the invention, the system-on-chip has full... |
| US-8,275,378 |
Handover for cellular radio communications An improved handover process is described for a cellular wireless network. In one example, a method includes registering a mobile station to a first base... |
| US-8,275,057 |
Methods and systems to estimate channel frequency response in
multi-carrier signals Methods and systems to determine channel frequency responses corresponding to multi-carrier signals, such as OFDM signals, including to filter or mask noise... |
| US-8,275,028 |
Advanced television systems committee (ATSC) digital television (DTV)
receiver A computer system may comprise a receiver to perform equalization. The receiver comprises an equalizer. The equalizer may determine locations of a principal... |
| US-8,274,908 |
Quality of service packet processing without explicit control negotiations Apparatuses, methods, systems, and computer program products to process QoS packets of wireless traffic without explicit control negotiations are disclosed. An... |
| US-8,274,501 |
Techniques to control self refresh display functionality Techniques are described to monitor a level of graphics processing activity and control power usage based on the level. When no graphics processing activity is... |
| US-8,274,339 |
Automatic frequency control architecture with digital temperature
compensation A mixed signal circuit architecture is disclosed for automatic frequency control and digital temperature compensation in an LC-PLL system. Some embodiments... |
| US-8,274,308 |
Method and apparatus for dynamic memory termination Described herein are a method and an apparatus for dynamically switching between one or more finite termination impedance value settings to a memory... |
| US-8,274,228 |
Flow tube apparatus A flow tube apparatus may include a flow tube having a first opening and a second opening, a corona electrode provided in the flow tube, a collecting electrode... |
| US-8,273,626 |
Nonplanar semiconductor device with partially or fully wrapped around gate
electrode and methods of fabrication A nonplanar semiconductor device and its method of fabrication is described. The nonplanar semiconductor device includes a semiconductor body having a top... |
| US-8,273,242 |
Nanofabricated structures for electric field-assisted nucleic acid
extraction Embodiments of the invention provide devices and methods for extracting nucleic acid molecules from solution using electric fields. The structures and methods... |
| US-8,272,781 |
Dynamic power control of a memory device thermal sensor Embodiments of the invention are generally directed to systems, methods, and apparatuses for the dynamic power control of a memory device thermal sensor. In... |
| US-8,271,986 |
Visual and graphical data processing using a multi-threaded architecture Active and/or proactive semaphore mechanisms and thread synchronization techniques can be applied to various visual and graphical processing techniques. |
| US-8,271,978 |
Virtualization event processing in a layered virtualization architecture Embodiments of apparatuses and methods for processing virtualization events in a layered virtualization architecture are disclosed. In one embodiment, an... |
| US-8,271,850 |
Fast low-density parity-check code encoder Methods, apparatus, and systems are provided to encode a low-density parity-check codeword for transmission in a communications channel. In an embodiment, the... |
| US-8,271,748 |
Generating and/or receiving, at least one data access request In an embodiment, an apparatus is provided that may include circuitry to generate, at least in part, and/or receive, at least in part, at least one request to... |
| US-8,271,732 |
System and method to reduce power consumption by partially disabling cache
memory In one embodiment, a cache memory includes a data array having N ways and M sets and at least one fill buffer coupled to the data array, where the data array is... |
| US-8,271,715 |
Modular scalable PCI-Express implementation In some embodiments a functional PCI Express port includes first buffers and an idle PCI Express port includes second buffers. One or more of the second buffers... |
| US-8,271,694 |
Method and apparatus for using a single multi-function adapter with
different operating systems A flexible arrangement allows a single arrangement of Ethernet channel adapter (ECA) hardware functions to appear as needed to conform to various operating... |
| US-8,271,605 |
System and method for managing distributed objects as a single
representation An architecture and method for managing at least two distinct machines (or objects) in which resources are shared as a single entity (or object) in an... |
| US-8,271,570 |
Unified integer/galois field (2m) multiplier architecture for
elliptic-curve crytpography A unified integer/Galois-Field 2.sup.m multiplier performs multiply operations for public-key systems such as Rivert, Shamir, Aldeman (RSA), Diffie-Hellman key... |
| US-8,271,565 |
Nonlinear filtering and deblocking applications utilizing SIMD sign and
absolute value operations Method, apparatus, and program means for nonlinear filtering and deblocking applications utilizing SIMD sign and absolute value operations. The method of one... |
| US-8,271,549 |
System and method for automatically managing media content A method, computer program product and computing device for receiving a request to load at least one new media content item on a personal media device. The size... |
| US-8,270,975 |
Method of managing network traffic within a wireless network A method of managing network traffic within a wireless network (100) comprises identifying a plurality of base stations (111, 121, 131) within the wireless... |
| US-8,270,595 |
Telephone functions for computers An enhanced telephone emulation computer system including a minidialer program for controlling a computer to add telephony functions which can be invoked from... |
| US-8,270,437 |
Wireless network and method for communicating aggregated packets Embodiments of a wireless network and method for communicating aggregated packets are generally described herein. In some embodiments, an aggregation header... |
| US-8,270,414 |
Apparatus and method to dynamically handover master functionality to
another peer in a wireless network An embodiment of the present invention provides a method of dynamically handing over master functionality from a wireless station configured as a master station... |
| US-8,270,405 |
Multicast support on a switch for PCIe endpoint devices Devices and method with hardware configured to support phantom register programming. Where phantom register programming allows a device driver for an endpoint... |
| US-8,270,342 |
Avoiding beacon conflicts in multi-radio platforms In a multi-radio platform that operates in two networks, both the announced beacon intervals and the actual beacon intervals in one network may be periodically... |
| US-8,269,283 |
Methods and apparatus to reduce layout based strain variations in
non-planar transistor structures The present disclosure relates to the field of fabricating microelectronic devices. In at least one embodiment, the present disclosure relates to forming... |
| US-8,269,209 |
Isolation for nanowire devices The present disclosure relates to the field of fabricating microelectronic devices. In at least one embodiment, the present disclosure relates to forming an... |
| US-8,269,206 |
Processing phase change material to improve programming speed A phase change material may be processed to reduce its microcrystalline grain size and may also be processed to increase the crystallization or set programming... |
| US-8,268,724 |
Alternative to desmear for build-up roughening and copper adhesion
promotion In some embodiments, an alternative to desmear for build-up roughening and copper adhesion promotion is presented. In this regard, a substrate in introduced... |
| US-8,268,709 |
Independently accessed double-gate and tri-gate transistors in same
process flow A method for fabricating double-gate and tri-gate transistors in the same process flow is described. In one embodiment, a sacrificial layer is formed over... |
| US-8,266,707 |
Tamper resistant method, apparatus and system for secure portability of
digital rights management-protected content An apparatus and system provide a tamper-resistant scheme for portability of DRM-protected digital content. According to embodiments of the invention, a... |
| US-8,266,539 |
Enabling hypertext elements to work with software applications Variables incorporated into a hypertext markup language document enable location of hypertext elements. Once the variable is located, the information contained... |
File A Patent Application
- Protect your idea -- Don't let someone else file first. Learn more.
- 3 Easy Steps -- Complete Form, application Review, and File. See our process.
- Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.