Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: intel





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-8,069,327 Commands scheduled for frequency mismatch bubbles
In some embodiments, a chip includes chip interface transmitters, a chip, and clock gearing logic. The transmitters are to transmit signals in frames including...
US-8,069,311 Methods for prefetching data in a memory storage structure
A method includes detecting a cache miss. The method further includes, in response to detecting the cache miss, traversing a plurality of linked memory nodes in...
US-8,069,304 Determining the presence of a pre-specified string in a message
A network device determines the presence of the pre-specified string in a message based on a sequence matching rule. A sequence represents non-contiguous...
US-8,069,299 Banded indirection for nonvolatile memory devices
Methods, apparatuses, and computer program products that enable banded indirection for nonvolatile memory devices, such as flash memory devices, are disclosed....
US-8,069,294 Power-optimized frame synchronization for multiple USB controllers with non-uniform frame rates
A method, apparatus, and system to synchronize multiple host controllers with non-uniform frame rates. The apparatus includes a first host controller, a second...
US-8,069,288 Mechanism to flexibly support multiple device numbers on point-to-point interconnect upstream ports
A method and apparatus for supporting multiple device numbers on point-to-point interconnect upstream ports. In one embodiment, the method includes a downstream...
US-8,069,199 Methods and arrangements to correct for double rounding errors when rounding floating point numbers to nearest even
Methods and arrangements to correct for double rounding errors when rounding floating point numbers to nearest even are described. Embodiments include...
US-8,069,124 Combining speculative physics modeling with goal-based artificial intelligence
In one embodiment, the present invention includes a method for identifying a deformable object of a scene of a computer game that is visible by an artificial...
US-8,068,844 Arrangements for beam refinement in a wireless network
In some embodiments a beamforming method is disclosed. The method can include transmitting a beam having a channel defined by a maximum ration transmission...
US-8,068,804 Receiver local oscillator leakage compensation in the presence of an interferer
A ZIF radio compensation method is disclosed. The ZIF radio compensation method employs high gain setting compensation values, which are reliably calculated for...
US-8,068,614 Methods and apparatus for batch bound authentication
A processing system may include a processing unit and nonvolatile storage responsive to the processing unit. The nonvolatile storage may include a candidate...
US-8,068,613 Method and apparatus for remotely provisioning software-based security coprocessors
A virtual security coprocessor is created in a first processing system. The virtual security coprocessor is then transferred to a second processing system, for...
US-8,068,566 Unified multi-mode receiver detector
In general, in one aspect, the disclosure describes a unified simplified maximum likelihood detector to be utilized with multiple input multiple output (MIMO)...
US-8,068,554 Multiple input, multiple output wireless communication system, associated methods and data structures
Briefly, in accordance with one or more embodiments, in response to receiving a wireless communication signal, a non-uniform codebook is generated based at...
US-8,068,495 Mechanisms for data rate improvement in a wireless network
A wireless network arrangement includes a host device in communication with a wireless network module (e.g., an ultrawideband (UWB) module, etc.) through a...
US-8,068,488 Packet format for a distributed system
A method is provided for transmitting a packet including information describing a bus transaction to be executed at a remote device. A bus transaction is...
US-8,068,459 Adaptive frequency reuse method of radio resources management and allocation
A method for managing and allocating radio resources (RRMA method) of multiple radio resource types to subscriber stations is disclosed. The RRMA method...
US-8,068,405 Ferroelectric memory and method in which polarity of domain of ferroelectric memory is determined using ratio...
Methods and arrangements for data storage are discussed. Embodiments include applying a first voltage between a tip and an electrode, thereby forming a...
US-8,068,371 Methods and systems to improve write response times of memory cells
Methods and systems to dynamically control state-retention strengths of a plurality of memory cells during a write operation to a subset of the memory cells....
US-8,068,328 Nanolithographic method of manufacturing an embedded passive device for a microelectronic application, and...
A method of manufacturing an embedded passive device for a microelectronic application comprises steps of providing a substrate (110, 210, 310),...
US-8,068,116 Methods, systems, and data structures for generating a rasterizer
Methods, systems and data structures produce a rasterizer. A graphical state is detected on a machine architecture. The graphical state is used for assembling a...
US-8,068,112 Image buffering techniques
A system, apparatus, method and article to perform buffering techniques are described. The apparatus may include a buffer having a fixed number of storage slots...
US-8,067,856 Power management system
A power supply system includes at least one power supply module and at least one redundant power supply module. A power supply module may include a charging...
US-8,067,818 Nonplanar device with thinned lower body portion and method of fabrication
A nonplanar semiconductor device having a semiconductor body formed on an insulating layer of a substrate. The semiconductor body has a top surface opposite a...
US-8,067,266 Methods for the fabrication of microelectronic device substrates by attaching two cores together during fabrication
The present disclosure relates to fabricating substrates for use in microelectronic device packages. In at least one embodiment, two substrate cores may be...
US-8,067,256 Method of making microelectronic package using integrated heat spreader stiffener panel and microelectronic...
A method of making a microelectronic package, and a microelectronic package made according to the method. The method includes: bonding and thermally coupling a...
US-8,065,726 Scalable anti-replay windowing
The present disclosure provides a method for scalable anti-replay windowing. According to one exemplary embodiment, the method may include receiving at least...
US-8,065,685 Method, system and apparatus for a transformation engine for use in the processing of structured documents
Systems, methods and apparatuses for embodiments of a transformation engine for structured documents are disclosed. More specifically, instruction code may be...
US-8,065,678 Method and apparatus for scheduling the processing of commands for execution by cryptographic algorithm cores...
A method and apparatus for scheduling the processing of commands by a plurality of cryptographic algorithm cores in a network processor.
US-8,065,677 Method, device, and system for seamless migration of a virtual machine between platforms with different I/O...
A method, apparatus, system, and computer readable medium are disclosed. In one embodiment the method includes detecting a virtual machine (VM) attempting to...
US-8,065,576 Test access port
A semiconductor chip is described having a plurality of processing cores. The semiconductor chip also includes a plurality of test controllers. Each test...
US-8,065,555 System and method for error correction in cache units
A method and a processor may include storing a first set of data in a data array in a cache unit substantially concurrently to reading a second set of data from...
US-8,065,543 Method, system, and apparatus for dynamic clock adjustment
A method, apparatus, article of manufacture, and system, the method including, in some embodiments, determining an impedance of a power distribution network of...
US-8,065,501 Indexing a translation lookaside buffer (TLB)
A processor is to comprise a central processing unit (CPU), an address generation unit (AGU), an index generation unit and a translation look-aside buffer...
US-8,065,491 Efficient non-transactional write barriers for strong atomicity
A method and apparatus for providing optimized strong atomicity operations for non-transactional writes is herein described. Locks are acquired upon initial...
US-8,065,490 Hardware acceleration of strongly atomic software transactional memory
In accordance with some embodiments, software transactional memory may be used for both managed and unmanaged environments. If a cache line is resident in a...
US-8,065,488 Mechanism for effectively caching streaming and non-streaming data patterns
A method and apparatus for efficiently caching streaming and non-streaming data is described herein. Software, such as a compiler, identifies last use streaming...
US-8,065,441 Method and apparatus for supporting universal serial bus devices in a virtualized environment
A method for performing virtualization, includes managing data between a virtual machine and a bus controller by transmitting an input output (IO) request from...
US-8,065,440 Enabling and disabling device images on a platform without disrupting BIOS or OS
Device images, for example IDE mass storage device images, may be enabled and disabled without disrupting a host system. In one embodiment, the invention...
US-8,064,944 Power control with signal quality estimation for smart antenna communications systems
A method for power control with signal quality estimation for smart antenna communications system is described. The method, for example, starts with a transmit...
US-8,064,928 System and method for providing location based services (LBS) to roaming subscribers in a wireless access network
Embodiments of a wireless access network and method for providing a location based service (LBS) to a visiting mobile station are disclosed. In some...
US-8,064,828 Techniques for wireless personal area network communications with efficient spatial reuse
An embodiment of the present invention provides an apparatus, comprising at least one transceiver operable in a wireless personal area network (WPAN), wherein...
US-8,064,728 Traceability marks
The formation of marks on devices is described. In one embodiment, a method for marking a device includes forming a plurality of unique marks sequentially on a...
US-8,064,682 Defect analysis
In one embodiment, a method to analyze a semiconductor wafer comprises extracting inline defect data from a data source, counting a total number of inline...
US-8,064,605 Methods and apparatus for providing upgradeable key bindings for trusted platform modules
A processing system with a trusted platform module (TPM) supports migration of digital keys. For instance, an application in the processing system may create a...
US-8,064,536 Link calibration
In some embodiments, provided are methods and circuits to control the power efficiency of a transceiver or a transmitter in a scalable I/O link (a link whose...
US-8,064,476 Techniques for quick access channel information loading in wireless networks
An embodiment of the present invention provides a method of quick access channel information loading in wireless networks, comprising mapping at least one quick...
US-8,064,332 Avoiding collisions between users if map containing persistent scheduling information is lost
Briefly, in accordance with one or more embodiments, a MAP may be used by a base station to allocate network users for one or more users in a wireless network...
US-8,064,265 Programming bit alterable memories
Program failures during programming can be corrected during reading using an error correcting code. This allows an array to pass programming more readily,...
US-8,064,237 Identifying and accessing individual memory devices in a memory channel
In one embodiment of the invention, a memory integrated circuit is provided including a memory array, a register, and control logic coupled to the register. The...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.