Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: intel





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-8,150,031 Method and apparatus to perform redundant array of independent disks (RAID) operations
A method and apparatus to compute a Q syndrome for RAID 6 through the use of AES operations is provided. In an embodiment, the result of GF multiplication...
US-8,149,928 Receivers for cycle encoded signals
Some embodiments include a transmitter having a cycle encoding circuit to receive a data input signal and to provide a full cycle encoded signal in response...
US-8,149,926 Generating edge masks for a deblocking filter
A deblocking unit may include a buffer, an edge mask generator, and a deblocking filter. The buffer may store video data including blocks. The blocks may...
US-8,149,925 Chase algorithm based differential decoder for soft decision Reed Solomon decoding in a QAM system
A novel apparatus and method of differential decoding for use in a communication system such as a cable system. The differential decoding mechanism of the...
US-8,149,854 Multi-threaded transmit transport engine for storage devices
An embodiment of the present invention is a technique to process a plurality of I/O sequences associated with a storage device. A task context pre-fetch engine...
US-8,149,806 Mechanism to avoid interference and improve communication latency in mmWave WPANs
Briefly, a mechanism to avoid interference and improve channel efficiency in mmWave Wireless Personal Area Networks (WPANs) is disclosed. In particular,...
US-8,149,804 Multi-transceiver wireless communication device and methods for operating during device discovery and...
Embodiments of a multi-transceiver wireless communication device and methods for operating during device discovery and connection establishment are generally...
US-8,149,750 Device power management in a wireless network
In various embodiments of the invention, a device in a wireless communications network may negotiate with a network controller to determine when the device may...
US-8,149,747 Power saving operation of always-connected wireless roaming
Methods and apparatuses enable maintaining wireless connectivity while the wireless client device is in a power save mode. The system includes a host operating...
US-8,149,746 Battery level based configuration of a mobile station by a base station
Embodiments of the present invention provide methods and systems for battery level based configuration of a mobile station by a base station. Other embodiments...
US-8,149,680 Random read/write performance of probe storage memory devices
Current probe-type memory architecture assumes that the minimum chunk of data that a probe tip can access is one entire track and perhaps only four out of...
US-8,149,217 Creating responses for an electronic pen-computer multimedia interactive system
A system for associating a selected object on any printed material to a valid response provided by a computer system includes a maker component to define an...
US-8,149,178 Millimeter-wave communication system with directional antenna and one or more millimeter-wave reflectors
Embodiments of millimeter-wave communication systems and methods for communicating using millimeter-waves are described. In some embodiments, a directional...
US-8,149,120 Temporary non-responsive state for RFID tags
A radio frequency identification (RFID) tag may have a non-responsive mode, triggered by a command from an RFID reader, that temporarily prevents the RFID tag...
US-8,149,046 Biasing for transistor-based apparatuses and methods
The present disclosure relates to constructing and operating a transistor or other active device with significantly reduced flicker noise.
US-8,148,959 Microprocessor die with integrated voltage regulation control circuit
An integrated circuit die includes a microprocessor and a control circuit to control elements of a voltage regulator to supply power to the microprocessor.
US-8,148,805 Forming compliant contact pads for semiconductor packages
In one embodiment, the present invention includes a semiconductor package having a substrate with a first surface to support a semiconductor die. A second...
US-8,148,786 Complementary metal oxide semiconductor integrated circuit using raised source drain and replacement metal gate
A complementary metal oxide semiconductor integrated circuit may be formed with a PMOS device formed using a replacement metal gate and a raised source drain....
US-8,148,772 Recessed channel array transistor (RCAT) structures
Recessed channel array transistor (RCAT) structures and method of formation are generally described. In one example, an electronic device includes a...
US-8,148,239 Offset field grid for efficient wafer layout
Techniques are provided for efficient wafer layout, which include the use of an offset grid to optimize use of available wafer space. As such, the number of...
US-8,146,150 Security management in multi-node, multi-processor platforms
Multi-node and multi-processor security management is described in this application. Data may be secured in a TPM of any one of a plurality of nodes, each node...
US-8,146,142 Device introduction and access control framework
In an embodiment, a method includes registering applications and network services for notification of an out-of-band introduction, and using the out-of-band...
US-8,146,106 On-demand emulation via user-level exception handling
Methods and apparatuses enable on-demand instruction emulation via user-level exception handling. A non-supported instruction triggers an exception during...
US-8,146,089 Sharing resources of a partitioned system
In one embodiment, the present invention includes a method for allocating at least one dedicated core and at least one shareable core to a first partition of a...
US-8,146,078 Timer offsetting mechanism in a virtual machine environment
In one embodiment, a method includes receiving a request to transition control to a virtual machine (VM) from a virtual machine monitor (VMM), calculating an...
US-8,145,929 Stochastic management of power consumption by computer systems
Embodiments of the present disclosure describe methods, computer-readable media and system configurations for stochastic power management of one or more...
US-8,145,926 Fan speed control of silicon based devices in low power mode to reduce platform power
In general, in one aspect, the disclosure describes running a cooling fan within a computer at low speed while the computer is in low temperature operations...
US-8,145,920 Techniques for collaborative power management for heterogeneous networks
Techniques for collaborative power management for heterogeneous networks are described. An apparatus may include a first node having a managed power system and...
US-8,145,897 Direct anonymous attestation scheme with outsourcing capability
A Direct Anonymous Attestation (DAA) scheme using elliptic curve cryptography (ECC) and bilinear maps. A trusted platform module (TPM) may maintain privacy of a...
US-8,145,893 Hot-plugging a memory device
An extensible firmware interface (EFI) framework is to enable hot-plugging and hot-removal of memory devices. The security phase of the EFI may enable a cache...
US-8,145,878 Accessing control and status register (CSR)
A system may comprise one or more source agents, target agents, and a plurality of directory agents, which may determine the target agent to which one or more...
US-8,145,816 System and method for deadlock free bus protection of resources during search execution
A method and system of deadlock free bus protection of memory and I/O resources during secure execution. A bus cycle initiates entry of a bus agent into a...
US-8,145,772 Method for sending data, and communication device
The application describes a method for sending data which involves the reception by a communication device of a first piece of information which represents the...
US-8,145,756 Dynamic network identity architecture
In an embodiment, a method is provided. The method of this embodiment provides receiving indication of an event at a platform operating in shared address mode,...
US-8,145,732 Live network configuration within a link based computing system
A method is described in which, in response to notice of a configuration event yet to happen within a network that is part of a link-based computing system, a...
US-8,145,625 Methods and systems for optimizing data accesses
A method for optimizing data types includes the step of generating a data structure providing access to at least one data element, the data structure associated...
US-8,145,243 Techniques for location management and paging in a communication system
Systems and techniques to manage location management and paging operations for idle mode mobile stations are described. An apparatus may comprise a first...
US-8,145,015 Device, system, and method for indexing digital image frames
A method, apparatus and system for, for each of a plurality of image frames, assigning a pattern number to each of a set of pixel neighborhoods within the frame...
US-8,144,864 Method for speeding up the computations for characteristic 2 elliptic curve cryptographic systems
In some embodiments, an apparatus and method for speeding up the computations for characteristic 2 elliptic curve cryptographic systems are described. In one...
US-8,144,797 CQI table for wireless MIMO networks
A Channel Quality Indicator table for wireless multiple input multiple output (MIMO) networks is disclosed. In one embodiment, a method of generating a table...
US-8,144,579 Wireless performance improvement via client-free forward error correction
Packets are duplicated, delayed, and spread in time as a form of forward error correction. If a client device receives duplicate packets, they can be discarded....
US-8,144,529 System and method for delay locked loop relock mode
Embodiments of the present invention describe a memory device comprising a delay line and a feedback circuit coupled to the delay line. The feedback circuit has...
US-8,144,406 Thermal management for a solid immersion lens objective in optical probing
Thermal management for a solid immersion lens is described. In one example, a system includes a solid immersion lens objective, a solid immersion lens tip...
US-8,144,147 Hierarchical bounding of displaced parametric surfaces
Hierarchical bounding of displaced parametric surfaces may be a very common use case for tessellation in interactive and real-time rendering. An efficient...
US-8,143,936 Application of control signal and forward body-bias signal to an active device
The present disclosure relates to constructing and operating a transistor or other active device with significantly reduced flicker noise.
US-8,143,911 Input/output driver swing control and supply noise rejection
In general, in one aspect, the disclosure describes an apparatus having an averager to receive differential output voltages of a transmitter and generate an...
US-8,143,721 Package substrate dynamic pressure structure
Devices and methods for their formation, including electronic assemblies having a shape memory material structure, are described. In one embodiment, a device...
US-8,143,697 Method, apparatus, and system for low temperature deposition and irradiation annealing of thin film capacitor
Some embodiments of the invention include thin film capacitors formed in a package substrate of an integrated circuit package. At least one of the thin film...
US-8,143,646 Stacking fault and twin blocking barrier for integrating III-V on Si
A stacking fault and twin blocking barrier for forming a III-V device layer on a silicon substrate and the method of manufacture is described. Embodiments of...
US-8,143,159 Fabrication of interconnects in a low-k interlayer dielectrics
A method for forming deep lithographic interconnects between a first metal and a second metal is provided. The method comprises depositing a first insulator...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.