At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Phase-shifting masks with sub-wavelength diffractive optical elements
The present invention discloses a method of designing a set of two tiled masks, as well as, a mask including: a first tile, the first tile being transparent to...
Conserving power in a computer system
A power management unit (PMU) may determine an optimal power saving state using a break-even period of a power saving state and an expected idle duration based...
Buffering techniques for power management
Buffering techniques for power management are described. A method may comprise modifying a power state for a communications sub-system and a computing...
Methods and apparatuses for processing I/O requests of data storage
Methods and apparatuses for processing input and/or output requests for data storage devices are disclosed. Method embodiments generally comprise receiving a...
Hard disk drive staggered spin-up mechanism
According to one embodiment, a host bus adapter (HBA) is disclosed. The HBA includes one or more link layer engines, one or more ports, each of the one or more...
Remote node list searching mechanism for storage task scheduling
According to one embodiment, a device is disclosed. The device includes a first protocol engine (PE) to process tasks to be forwarded to a first remote node, a...
Simulating loss of logic power state due to processor power conservation
In general, in one aspect, the disclosure describes creation of a randomization list that includes only a subset of the logic states of an integrated circuit...
Calibrating receive chain to reduce second order intermodulation
Embodiments of apparatuses, articles, methods, and systems for calibrating receive chain to reduce second order intermodulation distortion are disclosed herein....
Digital image decoder with integrated concurrent image prescaler
According to some embodiments, encoded information associated with an image is received at a decoder. The encoded information may be decoded at the decoder to...
Multi-wavelength hybrid silicon laser array
A multi-wavelength array of hybrid silicon lasers and a method of fabricating such a device. The method may include providing a silicon-on-insulator wafer;...
Multiple compression techniques for packetized information
In one embodiment, the present invention includes a method for comparing a packet header to a stored packet header, generating a comparison vector based on the...
Dynamic update of route table
A method and apparatus for dynamically modifying routing information in an interconnect architecture without quiescence is herein described. Each agent/node...
Circuits and methods for reducing minimum supply for register file cells
A register file employing a shared supply structure to improve the minimum supply voltage.
Dynamic wordline start voltage for nand programming
The present invention discloses a method of programming an MLC NAND flash memory device comprising: selecting a start value for a program voltage for a lower...
Package-based filtering and matching solutions
A microelectronic package having a radio frequency (RF) amplifier circuit and, incorporating harmonic rejection filters and matching circuits integrally formed...
Die backside metallization and surface activated bonding for stacked die
Methods and apparatus to provide die backside metallization and/or surface activated bonding for stacked die packages are described. In one embodiment, an...
In-package microelectronic apparatus, and methods of using same
A mounting substrate for a processor includes a die side and a land side with a processor footprint configured on the die side. The processor footprint is...
Method for incorporating existing silicon die into 3D integrated stack
An apparatus including a first die including a plurality of conductive through substrate vias (TSVs); and a plurality of second dice each including a plurality...
Metal-insulator-semiconductor tunneling contacts having an insulative
layer disposed between source/drain...
A contact to a source or drain region. The contact has a conductive material, but that conductive material is separated from the source or drain region by an...
Fabrication of germanium nanowire transistors
In general, in one aspect, a method includes using the Germanium nanowire as building block for high performance logic, memory and low dimensional quantum...
Method for manufacturing integrated circuit inductors having slotted
Methods of manufacture of integrated circuit inductors having slotted magnetic material will be described. The methods may employ electro- or electroless...
Method and apparatus for displaying entertainment system data upon
selection of a video data display
A graphical user interface (GUI) includes a first window that displays video data of a first entertainment selection. A first area of the first window displays...
Preserving hardware thread cache affinity via procrastination
A method, device, system, and computer readable medium are disclosed. In one embodiment the method includes managing one or more threads attempting to steal...
Load balancing for multi-threaded applications via asymmetric power
A first execution time of a first thread executing on a first processing unit of a multiprocessor is determined. A second execution time of a second thread...
Method and apparatus for adaptive integrity measurement of computer
Systems and methods are described herein that discuss how a computing platform executing a virtualized environment, in one example, can be integrity verified...
User interface for multimodal information system
A method and system for providing a user interface for information services related to multimodal information on a computer system is presented. A system for...
Optimizing the size of memory devices used for error correction code
Systems, methods, and apparatuses for optimizing the size of memory devices used for error correction code storage. An apparatus (such as a memory module) may...
Techniques to perform forward error correction for an electrical backplane
Techniques to perform forward error correction for an electrical backplane are described. An apparatus comprises a physical layer unit having a forward error...
Link key injection mechanism for personal area networks
According to one embodiment, a method is disclosed. The method includes generating a link key at a secure component within a first personal area network device...
Client apparatus and method with key manager
In some embodiments, an apparatus comprises a certificate store to store a current certificate associated with a key pair including a current public key and a...
Associating a multi-context trusted platform module with distributed
In one embodiment, the present invention includes a method for creating an instance of a virtual trusted platform module (TPM) in a central platform and...
Decoupled hardware configuration manager
The present disclosure relates to a technique or device to allow hardware related drivers to present a centralized configuration program and, more particularly,...
Array comparison and swap operations
A transactional memory system, method and apparatus are disclosed. An embodiment of the method includes attempting to acquire a write lock provided by an...
Use of completer knowledge of memory region ordering requirements to
modify transaction attributes
A method and system of relaxing the ordering of a read completion by setting an ordering attribute in the read completion. The relaxed ordering allows the read...
Method and apparatus to determine broadcast content and scheduling in a
A broadcast system, method and apparatus providing content on demand. In one embodiment, the disclosed broadcast system includes a server that broadcasts...
Forward feature selection for support vector machines
In one embodiment, the present invention includes a method for training a Support Vector Machine (SVM) on a subset of features (d') of a feature set having (d)...
Device, system, and method of establishing multiple wireless connections
Device, system, and method of establishing multiple wireless connections. For example, a system includes: a tag to store wireless connection information...
Method and apparatus for non-cooperative coexistence between wireless
A method and apparatus of reducing interference between wireless communication protocols is disclosed. The method comprises reducing interference between a...
Selective high-k dielectric film deposition for semiconductor device
Embodiments of the present invention describe a method of fabricating a III-V quantum well transistor with low current leakage and high on-to-off current ratio....
Programmable electromagnetic array for molecule transport
An embodiment of the invention relates to a device comprising (1) an array of electromagnetic elements comprising coils, metal cores, and metal core heads, and...
Method buffer coating having a physical mixture of high toughness polymer
and a low shrinkage polymer
Embodiments of buffer coatings for semiconductor and integrated circuit manufacturing are presented herein.
Method and system for recovery of a computing environment during pre-boot
and runtime phases
A method and system for recovery of a computing environment includes monitoring during a pre-boot phase and a runtime phase of a computing device for selection...
Method and apparatus for enforcing use of danbury key management services
for software applied full volume...
A method, system, and computer-readable storage medium containing instructions for controlling access to data stored on a plurality of storage devices...
Efficient parallel floating point exception handling in a processor
Methods and apparatus are disclosed for handling floating point exceptions in a processor that executes single-instruction multiple-data (SIMD) instructions. In...
Efficient method and apparatus for employing a micro-op cache in a
Methods and apparatus for using micro-op caches in processors are disclosed. A tag match for an instruction pointer retrieves a set of micro-op cache line...
Disabling cache portions during low voltage operations
Methods and apparatus relating to disabling one or more cache portions during low voltage operations are described. In some embodiments, one or more extra bits...
Technique for communicating interrupts in a computer system
A technique to enable efficient interrupt communication within a computer system. In one embodiment, an advanced programmable interrupt controller (APIC) is...
Method and apparatus for scheduling transmissions in a wireless
Machine-readable media, methods, apparatus and system for scheduling transmissions in a wireless communication system are described. In some embodiments, a base...
Adaptation of a digital receiver
A method and apparatus to improve adaptation speed of a digital receiver is presented. The receiver includes an equalizer to initiate adaptation to a...
Techniques to manage wireless connections
A system, apparatus, method and article to manage wireless connections are described. The apparatus may include a connection management module to automatically...