At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Concurrent transmit and receive
The disclosure is directed to a circuit arrangement and method that provide efficient concurrent transmit and receive, transmit only and receive only of...
Systems and methods for configuring an SOPC without a need to use an
Systems and techniques for configuration of a system on a programmable chip (SOPC) are described. By configuring the SOPC, during power-up, with a voltage input...
Electrode materials and interface layers to minimize chalcogenide
A phase-change memory cell having a reduced electrode-chalcogenide interface resistance and a method for making the phase-change memory cell are disclosed: An...
Selector for low voltage embedded memory
Techniques, materials, and circuitry are disclosed which enable low-voltage, embedded memory applications. In one example embodiment, an embedded memory is...
Method for interconnecting stacked semiconductor devices
A method for making a semiconductor device includes forming rims on first and second dice. The rims extend laterally away from the first and second dice. The...
Designs and methods for conductive bumps
Methods, techniques, and structures relating to die packaging. In one exemplary implementation, a die package interconnect structure includes a semiconductor...
Hybrid package transmission line circuits
"Hybrid" transmission line circuits employing multiple interconnect levels for the propagation, or return, of a single signal line across a package length are...
Hybrid exposure for semiconductor devices
Semiconductor packages and methods, systems, and apparatuses of forming such packages are described. A method of forming a semiconductor package may include...
Package with dielectric or anisotropic conductive (ACF) buildup layer
Embodiments of the present disclosure are directed to techniques and configurations for an integrated circuit (IC) package having one or more dies connected to...
Nonvolatile memory erasure techniques
Embodiments of the present disclosure describe methods, apparatus, and system configurations for conditional pre-programming of nonvolatile memory before...
Error corrected pre-read for upper page write in a multi-level cell memory
Methods, apparatuses and articles of manufacture may receive a first page of data and correct one or more errors in the first page of data to generate a page of...
Multistage memory cell read
A multistage read can dynamically change wordline capacitance as a function of threshold voltage of a memory cell being read. The multistage read can reduce...
Provision of holding current in non-volatile random access memory
Embodiments of the present disclosure describe techniques and configurations for controlling current in a non-volatile random access memory (NVRAM) device. In...
Systems and methods for providing non-lexical cues in synthesized speech
Systems and methods for providing non-lexical cues in synthesized speech are described herein. Original text is analyzed to determine characteristics of the...
Generating random sampling distributions using stochastic rasterization
Stochastic rasterization may be used as a flexible volumetric sampling mechanism. By bounding and tessellating the sampling domain, uniform sampling...
Determining a node paththrough a node graph
Determining a node path through a node graph includes modifying the node graph in accordance with a predetermined platform performance, performing a path...
Head mounted display update buffer
Techniques related to providing updates in a head mounted display (HMD) device are described herein. A HMD may be configured to display a view of an...
Instructions processors, methods, and systems to process secure hash
A method of an aspect includes receiving an instruction. The instruction indicates a first source of a first packed data including state data elements a.sub.i,...
Interconnect routing configurations and associated techniques
Embodiments of the present disclosure are directed toward interconnect routing configurations and associated techniques. In one embodiment, an apparatus...
Determining, at least in part, one or more respective amounts of buffer
An embodiment may include determining at least one respective amount of buffer memory to be used to store at least one respective portion of network traffic....
Host interface crossbar for sensor hub
A microcontroller for a peripheral hub includes a plurality of host bus interface microdrivers and a corresponding plurality of host transports. A first manager...
Isochronous agent data pinning in a multi-level memory system
A processing device comprises an instruction execution unit, a memory agent and pinning logic to pin memory pages in a multi-level memory system upon request by...
Adjustable over-restrictive cache locking limit for improved overall
Disclosed is a multi-core processor that includes a processor core, a graphics core, and a cache controller. The cache controller receives a first request from...
Co-designed dynamic language accelerator for a processor
In an embodiment, a processor includes at least one core and a dynamic language accelerator to execute a bytecode responsive to a memory mapped input/output...
Communication terminal and method for providing configuration data for a
modem with system boot firmware
A communication terminal is described comprising a modem; a first memory configured to store configuration data for the modem; a second memory configured to...
Memory address collision detection of ordered parallel threads with bloom
A semiconductor chip is described having a load collision detection circuit comprising a first bloom filter circuit. The semiconductor chip has a store...
Hardware profiling mechanism to enable page level automatic binary
A hardware profiling mechanism implemented by performance monitoring hardware enables page level automatic binary translation. The hardware during runtime...
Instruction set for supporting wide scalar pattern matches
A processor includes an instruction decoder to receive an instruction having a first operand, a second operand, and a third operand, and an execution unit...
Fused multiply add operations using bit masks
Systems and methods of performing a fused multiply add (FMA) operations are provided. In one embodiment, the length of the adder used by the FMA operation is...
Controlling audio players using environmental audio analysis
A method, system, and computer program product containing instructions for analyzing audio input to a receiver coupled to an audio player to identify an audio...
Disabling a command associated with a memory device
In an embodiment, a memory device may contain device processing logic and a mode register. The mode register may a register that may specify a mode of operation...
Methods and apparatus to protect memory regions during low-power states
A disclosed example involves managing power states, signing a suspend-to-RAM (STR) data structure by: generating a header key, a scatter/gather table key and a...
Mobile device operation using grip intensity
Mobile device operation using grip intensity. An embodiment of a mobile device includes a touch sensor to detect contact or proximity by a user of the mobile...
Method and apparatus for managing computing system power
An apparatus may include first circuitry coupled to one or more platform components, the first circuitry operative to receive an unfiltered input voltage...
Generic host-based controller latency method and appartus
Methods and apparatus relating to generic host-based controller latency are described. In one embodiment, latency information, corresponding to one or more...
Controlling reduced power states using platform latency tolerance
In an embodiment, a processor includes a plurality of cores and power management logic. The power management logic may be to, in response to a first break event...
Synchronization of domain counters
In an embodiment, a processor includes a master counter to store a time stamp count for the processor, and multiple cores each including a core counter to store...
Voltage detector with high voltage protection
Described is an apparatus comprising: a voltage level detector to monitor a first power supply node; and a voltage level protector, coupled to the voltage level...
Display backlight modulation
An apparatus may include a backlight for illuminating a liquid crystal display and a control module for controlling the illumination of the backlight. The...
HARQ timelines for TDD-FDD carrier aggregation
Disclosed embodiments include an end-to-end UE and eNB HARQ protocol design for various TDD-FDD joint operation wireless network configurations. Designs for...
Techniques for wireless communication between a terminal computing device
and a wearable computing device
Examples are disclosed for wireless communication between a terminal computing device and a wearable computing device. In some examples, wireless local area...
Systems and methods for enabling service interoperability functionality
for WiFi Direct devices connected to a...
Certain embodiments herein are directed to enabling service interoperability functionality for wireless fidelity (WiFi) Direct devices connected to a network...
User equipment initiated discontinuous operation in a wireless
An apparatus and method for initiating discontinuous reception (DRX) operation in a user equipment (UE) are disclosed herein. Applications running on the UE are...
Apparatus, system and method of channel switching
Some demonstrative embodiments include apparatuses, devices, systems and methods of channel switching. For example, a Peer to Peer (P2P) client device may...
User equipment and method for enhanced uplink power control
Embodiments of user equipment and methods for improved uplink transmission power management and scheduling, are generally described herein. For example, in an...
Handover at spectrum release for licensed shared access
Embodiments of Evolved Node-B (eNBs), user equipment (UE) and methods for licensed shared access (LSA) handover are generally described herein. An eNB includes...
Apparatus, system and method of communicating wireless local area network
(WLAN) offloading information between...
Some demonstrative embodiments include devices, systems and/or methods of communicating Wireless Local Area Network (WLAN) offloading information between...
Coverage adjustment in E-UTRA networks
Embodiments of systems and techniques for coverage adjustment in evolved universal terrain radio access networks (E-UTRANs) are described. In some embodiments,...
Radio resource measurement techniques in directional wireless networks
Techniques for radio resource measurement (RRM) that support directionality, as well as scheduled media access techniques are described. For instance, a...
Method and apparatus for bluetooth-based general service discovery
The disclosure relates to a method, system and apparatus for extending Bluetooth low energy (BLE) technology to conserve energy in multi-mode wireless devices....