Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: intel





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-9,973,176 Circuits for digital and analog controlled oscillators
A circuit may comprise a first node, a ring oscillator, a regulator, and a Kvcc compensation circuit. The first node may be a supply node to provide a supply...
US-9,972,686 Germanium tin channel transistors
Techniques related to transistors and integrated circuits having germanium tin, systems incorporating such transistors, and methods for forming them are...
US-9,972,642 High voltage three-dimensional devices having dielectric liners
High voltage three-dimensional devices having dielectric liners and methods of forming high voltage three-dimensional devices having dielectric liners are...
US-9,972,616 Methods of forming tuneable temperature coefficient FR embedded resistors
Methods of forming resistor structures with tunable temperature coefficient of resistance are described. Those methods and structures may include forming an...
US-9,972,611 Stacked semiconductor package having fault detection and a method for identifying a fault in a stacked package
A stacked semiconductor package comprising a functional silicon die having embedded thereupon a Wide Input/Output 2 (WIO2) interface, and two or more memory...
US-9,972,610 System-in-package logic and method to control an external packaged memory device
Techniques and mechanisms for a SIP to control access to a non-volatile memory of another packaged device. In an embodiment, the SIP includes interface a...
US-9,972,601 Integrated circuit package having wirebonded multi-die stack
Embodiments of the present disclosure are directed towards an integrated circuit (IC) package including a first die at least partially embedded in a first...
US-9,972,589 Integrated circuit package substrate with microstrip architecture and electrically grounded surface conductive...
Described herein are integrated circuit structures having a package substrate with microstrip architecture as the uppermost layers and a surface conductive...
US-9,972,541 Technique for filling high aspect ratio, narrow structures with multiple metal layers and associated configurations
Embodiments of the present disclosure describe techniques for filling a high aspect ratio, narrow structure with multiple metal layers and associated...
US-9,972,322 Speaker recognition using adaptive thresholding
Techniques related to speaker recognition are discussed. Such techniques may include determining an adaptive speaker recognition threshold based on a speech to...
US-9,972,313 Intermediate scoring and rejection loopback for improved key phrase detection
Techniques related to key phrase detection for applications such as wake on voice are discussed. Such techniques may include intermediate scoring of a state or...
US-9,972,131 Projecting a virtual image at a physical surface
Techniques for projecting virtual images are described herein. A plane of a surface may be identified, and a virtual image is projected onto the plane of the...
US-9,972,062 Parallel flood-fill techniques and architecture
Flood-fill techniques and architecture are disclosed. In accordance with one embodiment, the architecture comprises a hardware primitive with a software...
US-9,971,953 Visual recognition using deep learning attributes
A processing device for performing visual recognition using deep learning attributes and method for performing the same are described. In one embodiment, a...
US-9,971,912 Method, apparatus, and system for manageability and secure routing and endpoint access
A solution is presented to securing endpoints without the need for a separate bus or communication path. The solution allows for controlling access to endpoints...
US-9,971,909 Method and apparatus for secure execution using a secure memory partition
A processor capable of secure execution. The processor contains an execution unit and secure partition logic that secures a partition in memory. The processor...
US-9,971,890 Securing thermal management parameters in firmware from cyber attack
Methods and systems may provide for identifying a thermal management setting in a computing system, and comparing the thermal management setting to valid...
US-9,971,711 Tightly-coupled distributed uncore coherent fabric
Selected portions of an uncore fabric of a system-on-a-chip (SoC) or other embedded system are divided into two independent pipelines. Each pipeline operates...
US-9,971,705 Virtual memory address range register
Embodiments of apparatuses and methods including virtual address memory range registers are disclosed. In one embodiment, a processor includes a memory...
US-9,971,703 Technologies for position-independent persistent memory pointers
Technologies for persistent memory pointer access include a computing device having a persistent memory including one or more nonvolatile regions. The computing...
US-9,971,702 Nested exception handling
An example system that includes a processor and a memory device. The processor may include multiple execution units to execute instructions and a memory device...
US-9,971,691 Selevtive application of interleave based on type of data to be stored in memory
Technology for an apparatus is described. The apparatus can include a plurality of cache memories and a cache controller. The cache controller can allocate a...
US-9,971,688 Apparatus and method for accelerating operations in a processor which uses shared virtual memory
An apparatus and method are described for coupling a front end core to an accelerator component (e.g., such as a graphics accelerator). For example, an...
US-9,971,686 Vector cache line write back processors, methods, systems, and instructions
A processor of an aspect includes a plurality of packed data registers, and a decode unit to decode a vector cache line write back instruction. The vector cache...
US-9,971,685 Wear leveling based on a swapping operation between sets of physical block addresses of a non-volatile memory
A first set representing a first plurality of physical block addresses of a non-volatile memory and a second set representing a second plurality of physical...
US-9,971,644 Serial I/O functional tester
One embodiment provides an apparatus. The apparatus includes a functional test controller. The functional test controller includes controller logic to receive...
US-9,971,627 Enabling maximum concurrency in a hybrid transactional memory system
In an embodiment of a transactional memory system, an apparatus includes a processor and an execution logic to enable concurrent execution of at least one first...
US-9,971,622 Technologies for application migration using lightweight virtualization
Technologies for migrating an application from a source computing device to a destination computing device using lightweight virtualization includes a migration...
US-9,971,615 Optimizing processor-managed resources based on the behavior of a virtual machine monitor
In one embodiment, a predefined behavior of a virtual machine monitor (VMM) with respect to one or more virtual machines (VMs) is identified, and...
US-9,971,603 Causing an interrupt based on event count
Some implementations provide techniques and arrangements for causing an interrupt in a processor in response to an occurrence of a number of events. A first...
US-9,971,599 Instruction and logic for support of code modification
A processor includes support for executing binary-translated code including code modifications. The processor includes a processor core that includes a cache to...
US-9,971,580 Fast access and use of common data values relating to applications in parallel computing environments
A mechanism is described for facilitating fast access and use of common data values relating to applications in parallel computing environments. A method of...
US-9,971,540 Storage device and method for performing convolution operations
A storage device and method are described for performing convolution operations. For example, one embodiment of an apparatus to perform convolution operations...
US-9,971,513 System and method for implementing SSD-based I/O caches
A method for caching a data block stored on a first storage device and onto a second storage device including determining whether a data block being requested...
US-9,971,457 Audio augmentation of touch detection for surfaces
Embodiments are generally directed to audio augmentation of touch detection for surfaces. An apparatus may include a pedestal, the pedestal including an audio...
US-9,971,418 Tracker for cursor navigation
A system for a tracker for cursor navigation is described herein. The system includes a display, camera, memory, and processor. The memory that is to store...
US-9,971,391 Method to assess energy efficiency of HPC system operated with and without power constraints
A method of assessing energy efficiency of a High-performance computing (HPC) system, including: selecting a plurality of HPC workloads to run on a system under...
US-9,971,386 Mobile virtual desktop
A device includes a display screen a processor to render a display of a portion of a logical image on the screen. The logical image is larger than that which...
US-9,971,382 Super-elastic hinge for flexible display
Systems, methods and apparatuses may provide for a flexible display assembly including a flexible display and a backplane coupled to the flexible display,...
US-9,971,355 Drone sourced content authoring using swarm attestation
Various embodiments are generally directed to providing information capture by multiple drones, which may operate in a swarm, while maintaining rights and/or...
US-9,971,089 Chip-to-chip interconnect with embedded electro-optical bridge structures
Techniques and mechanisms for providing a bridge between integrated circuit (IC) chips. In an embodiment, the bridge device comprises a semiconductor substrate...
US-9,971,045 Memory with enhancement to perform radiation measurement
Techniques are described that includes using a memory to store data within a system. The techniques include lowering a supply voltage applied to said memory and...
US-9,971,033 Device, system and method of orientation estimation of a mobile device
Some demonstrative embodiments include devices, systems and/or methods of orientation estimation of a mobile device. For example, a mobile device may include an...
US-9,968,140 Technologies for monitoring breastfeeding
Technologies for monitoring breastfeeding include a smart breast support garment computing system of a breast support garment. The smart breast support garment...
US-9,967,894 Resource allocation for D2D discovery in an LTE network
Embodiments of user equipment (UE), an enhanced node B (eNB), and methods of signaling for proximity services and device-to-device (D2D) discovery in an LTE...
US-9,967,858 Method and apparatus for configuring and using small data radio bearers
Apparatuses and methods for control of small data transmission by a user equipment (UE) are described herein. The UE may determine that data to be transmitted...
US-9,967,820 Wake up radio device, circuit configuration, and method
According to the present disclosure, a communication device configured to power on a main receiver to receive data from a network includes: a low power receiver...
US-9,967,807 Method of processing received digitized signals and mobile radio communication terminal device
A method of processing a plurality of received digitized signals may include determining a plurality of cross-correlation coefficients for the plurality of...
US-9,967,773 Padding in high-efficiency signal B in a high efficiency wireless local area networks
Methods, computer readable media, and apparatuses for padding and decoding coding for a HE-SIG-B field are disclosed. An apparatus of an access point or station...
US-9,967,727 Systems and methods for access network selection and traffic routing
Methods, systems, and devices for network selection and traffic routing are disclosed herein. User equipment (UE) is configured to store an access network...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.