Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: intel





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-9,274,799 Instruction and logic for scheduling instructions
A processor includes a front end and a scheduler. The front end includes logic to determine whether to apply an acyclical or cyclical thread assignment scheme...
US-9,274,752 Leading change anticipator logic
In one embodiment, a processor includes at least one floating point unit. The at least one floating point unit may include an adder, leading change anticipator...
US-9,274,592 Technique for preserving cached information during a low power mode
A technique to retain cached information during a low power mode, according to at least one embodiment. In one embodiment, information stored in a processor's...
US-9,274,580 Voltage regulator supplying power exclusively to a non-core region of a processor having a supply capability...
Systems and methods may provide for monitoring a current provided from a voltage regulator to a non-core region of a processor, and asserting a throttle signal...
US-9,274,544 Sideband initialization
Initialization in multiple clock domains. A first die having a master initialization component generates initialization commands. A local initialization agent...
US-9,274,536 Low-impedance reference voltage generator
Described herein is an apparatus and system of a low-impedance reference voltage generator. The apparatus comprises: a voltage-control loop including a first...
US-9,274,200 Frequency detection circuits, radio frequency signal processing devices and methods for calibrating inductance...
A frequency detection circuit includes a filter, a power detector and a voltage comparator. The filter receives and filters a converted signal to generate a...
US-9,274,169 Asynchronous programmable JTAG-based interface to debug any system-on-chip states, power modes, resets, clocks,...
An asynchronous debug interface is disclosed that allows TAG agents, JTAG-based debuggers, firmware, and software to debug, access, and override any functional...
US-9,273,955 Three-dimensional data acquisition
A projector illuminates an object, within the field of view of a camera, with a sequence of code patterns. The camera captures the illuminated object and...
US-9,272,537 Printing information on electronic paper
A method and system for displaying information on an electronic paper (or "e-paper") is included herein. The method includes passing the e-paper through an...
US-9,271,293 Bidirectional iterative beam forming
Bidirectional iterative beam forming techniques are described. An apparatus may include a wireless device having an antenna control module operative to initiate...
US-9,271,278 RF chain usage in a dual network architecture
An apparatus and method for using a radio frequency (RF chain) in a dual-network architecture are disclosed herein. An evolved node B (eNodeB) receives RF chain...
US-9,271,249 Association biasing for a heterogeneous network (HetNet)
A method for association biasing at a mobile device in a heterogeneous network (HetNet) is disclosed. The method can include the mobile device receiving...
US-9,271,242 Energy-harvesting devices in wireless networks
Embodiments of the present disclosure describe communication techniques and configurations for energy-harvesting devices in a wireless communication network. An...
US-9,271,241 Access point and methods for distinguishing HEW physical layer packets with backwards compatibility
Embodiments of a system and methods for distinguishing high-efficiency Wi-Fi (HEW) packets from legacy packets are generally described herein. In some...
US-9,271,193 Care-of-address handover
Representative implementations of devices and techniques provide care-of-address handover. In one implementation, a message is sent to a server in a...
US-9,271,174 Communication device performing measurements using assigned time slots
A method for performing a measurement by a communication device including selecting at least one measurement type of a plurality of measurement types, wherein...
US-9,271,103 Audio control based on orientation
A device may be configured to sense its own orientation with respect to a coordinate system, and to also sense the orientation of a user's head with respect to...
US-9,270,801 Low power audio trigger via intermittent sampling
Systems and methods may provide for using an audio front end of a mobile device to sampled audio from an audio signal during a first portion of a periodic...
US-9,270,698 Filter for network intrusion and virus detection
Methods and apparatus to perform string matching for network packet inspection are disclosed. In some embodiments there is a set of string matching slice...
US-9,270,657 Activation and monetization of features built into storage subsystems using a trusted connect service back end...
Embodiments of systems, apparatuses, and methods to enable a value-added storage service of a storage system coupled to a client are described. In some...
US-9,270,643 State-transition based network intrusion detection
A network intrusion detection unit (NIDU) identifies a protocol used to transmit a packet and the flow to which the packet belongs. The NIDU determines whether...
US-9,270,576 Aggregating completion messages in a sideband interface
In one embodiment, the present invention includes a method for receiving a request in a router from a first endpoint coupled to the router, where the request is...
US-9,270,555 Power mangement techniques for an input/output (I/O) subsystem
A method and system to improve the power management for an I/O subsystem. In one embodiment of the invention, the power management of an upstream port of the...
US-9,270,460 Instructions to perform JH cryptographic hashing in a 256 bit data path
A method is described. The method includes executing one or more JH_SBOX_L instructions to perform S-Box mappings and a linear (L) transformation on a JH state...
US-9,270,457 Optimizing security bits in a media access control (MAC) header
A method of retrieving security information in a media access control (MAC) header by a wireless station may include receiving a data unit, such as a protocol...
US-9,270,429 Method for signaling information by modifying modulation constellations
Methods and systems for communicating in a wireless network may distinguish different types of packet structures by modifying the phase of a modulation...
US-9,270,425 Coordinated interference mitigation and cancelation
A method includes receiving at user equipment an indication of a subset of scheduling constraints for interference mitigation and cancelation and performing...
US-9,270,400 Determining proximity of user equipment for device-to-device communication
Embodiments of apparatus, packages, computer-implemented methods, systems, devices, and computer-readable media (transitory and non-transitory) are described...
US-9,270,386 Error detecting and correcting structured light patterns
Techniques are disclosed for detecting image depth in three-dimensional (3-D) surface imaging. The disclosed techniques can be used, for example, to provide...
US-9,270,339 Method, apparatus and system of recovering an operating system on a portable communication device
A device, method and system for recovering an operating system may comprise a near field communication module; a high speed wireless communication module; and a...
US-9,270,326 Adaptive clock spreading for platform RFI mitigation
An apparatus, system, and method, the method including receiving clock frequency parameter information for at least one clock source; receiving radio parameter...
US-9,270,278 Spin transfer torque based memory elements for programmable device arrays
Disclosed herein are semiconductor device arrays, such as, Field Programmable Gate Arrays (FPGAs) and Complex Programmable Logic Arrays (CPLAs) that use...
US-9,269,701 Localized high density substrate routing
Embodiments of a system and methods for localized high density substrate routing are generally described herein. In one or more embodiments an apparatus...
US-9,269,686 Debond interconnect structures
The present subject matter relates to the field of fabricating microelectronic devices. In at least one embodiment, the present subject matter relates to...
US-9,269,676 Through silicon via guard ring
The present disclosure relates to forming a plurality of through silicon vias guard rings proximate the scribes streets of a microelectronic device wafer. The...
US-9,269,652 Chemically altered carbosilanes for pore sealing applications
A method including forming a dielectric material including a surface porosity on a circuit substrate including a plurality of devices; chemically modifying a...
US-9,269,630 Patterning of vertical nanowire transistor channel and gate with directed self assembly
Directed self-assembly (DSA) material, or di-block co-polymer, to pattern features that ultimately define a channel region a gate electrode of a vertical...
US-9,269,596 Narrow-gap flip chip underfill composition
An underfill composition comprises a curable resin, a plurality of filler particles loaded within the resin, the filler particles comprising at least 50 weight...
US-9,269,490 Non-contact power transmission apparatus
A non-contact power transmission apparatus accurately determines the kind of object that is placed on the charging deck of the non-contact power transmission...
US-9,269,438 System and method for intelligently flushing data from a processor into a memory subsystem
A system and method are described for intelligently flushing data from a processor cache. For example, a system according to one embodiment of the invention...
US-9,269,436 Techniques for determining victim row addresses in a volatile memory
Examples are disclosed for determining a logical address of one or more victim rows of a volatile memory based on a logical address of an aggressor row and...
US-9,269,417 Memory refresh management
Apparatus, systems, and methods to manage memory refresh operations are described. In one embodiment, an electronic device comprises a processor and memory...
US-9,269,409 Bit cell write-assistance
Methods and systems to provide bit cell write-assist, including equalization of voltages of Bit and Bit nodes of a bit cell prior to a write operation....
US-9,269,180 Computer graphics processor and method for rendering a three-dimensional image on a display screen
A computer graphics processor and a method for rendering a three-dimensional image on a display screen. The computer graphics processor comprises a rasterizer...
US-9,269,121 Techniques for managing system power using deferred graphics rendering
An apparatus may include a memory to store one or more graphics rendering commands in a queue after generation. The apparatus may also include a processor...
US-9,269,120 Dynamically rebalancing graphics processor resources
According to some embodiments, performance bottlenecks that arise in particular resources within a graphic processor unit may be alleviated by dynamically...
US-9,268,995 Smile detection techniques
Techniques are disclosed that involve the detection of smiles from images. Such techniques may employ local-binary pattern (LBP) features and/or multi-layer...
US-9,268,948 Secure access enforcement proxy
Efficient architecture for a secure access enforcement proxy is described. The proxy interfaces with multiple subsystems and multiple shared resources. The...
US-9,268,893 Photolithography mask synthesis for spacer patterning
Photolithography mask synthesis is disclosed for spacer patterning masks. In one example, backbone features are extracted from a target layout of a mask design....
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.