Easy To Use Patents Search & Patent Lawyer Directory

At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.

Searching: intel





Search by keyword, patent number, inventor, assignee, city or state:




Patent # Description
US-9,075,741 Dynamic error handling using parity and redundant rows
Embodiments of an invention for dynamic error correction using parity and redundant rows are disclosed. In one embodiment, an apparatus includes a storage...
US-9,075,614 Managing power consumption in a multi-core processor
A processor may include a core and an uncore area. The power consumed by the core area may be controlled by controlling the Cdyn of the processor such that the...
US-9,075,610 Method, apparatus, and system for energy efficiency and energy conservation including thread consolidation
An apparatus, method and system is described herein for thread consolidation. Current processor utilization is determined. And consolidation opportunities are...
US-9,075,584 Apparatus, system and method for concealed venting thermal solution
Some embodiments of an apparatus, system and method are described for a concealed venting thermal solution. An apparatus may comprise an enclosure arranged...
US-9,075,556 Controlling configurable peak performance limits of a processor
In one embodiment, the present invention includes a processor having a plurality of cores each to execute instructions, a non-volatile storage to store maximum...
US-9,074,947 Estimating temperature of a processor core in a low power state without thermal sensor information
In one embodiment, the present invention includes a method for determining if a core of a multicore processor is in a low power state, and if so, estimating a...
US-RE45,600 Techniques for collaborative power management for heterogeneous networks
Techniques for collaborative power management for heterogeneous networks are described. An apparatus may include a first node having a managed power system and...
US-9,072,187 Off-plane conductive line interconnects in microelectronic devices
Off-plane conductive line interconnects may be formed in microelectronic devices. In one example, such as device includes a first set of metal conductive lines...
US-9,072,115 MAC architecture in wireless communication systems supporting H-ARQ
A medium access control-high speed (MAC-hs) comprises a hybrid automatic repeat request (H-ARQ) device configured to receive data blocks over a wideband-code...
US-9,072,090 Method and apparatus for managing a wireless network access point beacon
An approach is provided for managing a wireless network access point beacon. The approach involves determining to one or more of (1) cause, at least in part, a...
US-9,072,088 PUCCH resource allocation with enhanced PDCCH
Embodiments of the present disclosure include methods, apparatuses, and instructions for receiving at a user equipment (UE) of a third generation partnership...
US-9,072,070 Mobile wireless devices and methods of operation
A mobile terminal includes two subscriber identification module (SIM) interfaces, a transceiver, and a scheduling module. The transceiver is configured to...
US-9,072,045 Smart searching of wireless devices using device location information
Particular embodiments described herein provide for an apparatus, such as a wireless electronic device, that includes a memory element configured to store...
US-9,072,044 Push-pull amplifier with quiescent current adjuster
A push-pull amplifier has an input node and a series connection of two resistors. The series connection comprises a first terminal, a second terminal, and a...
US-9,071,999 Handling user plane congestion in a wireless communication network
Embodiments of the present disclosure describe devices, methods, computer-readable media and systems configurations for handling user plane congestion in a...
US-9,071,976 Communication network device, communication device, method for managing communication resource allocation and...
According to an aspect of this disclosure, a communication network device is provided comprising a receiver configured to receive a request that communication...
US-9,071,934 Optimizing location system configuration exchanges through dynamic location working profiles
A wireless location information system, device, and method are presented that include location system components (LSCs) that perform location-based operations;...
US-9,071,876 Providing a viewer incentive with video content
Video content may be transmitted with enhanced content or ancillary information that includes viewer loyalty incentives. The viewer loyalty incentives may be in...
US-9,071,528 General input/output architecture, protocol and related methods to implement flow control
An enhanced general input/output communication architecture, protocol and related methods are presented.
US-9,071,399 Method for operating a transceiver circuit and transceiver circuit
A method for operating a transceiver circuit includes receiving an information indicating at least one of a transmission and a reception in a guard band region...
US-9,071,318 Techniques for determining covariance measures based on correlation criteria
A method includes providing a plurality of sets of equalizer taps, wherein each set is coupled to a respective one of a plurality of antenna ports; assigning a...
US-9,071,304 Digital-to-time converter and methods for generating phase-modulated signals
Embodiments of a digital-to-time converter (DTC) and methods for generating phase-modulated signals are generally described herein. In some embodiments, a...
US-9,071,297 User equipment and methods for codebook subsampling for enhanced 4TX codebooks
Embodiments of user equipment (UE) and methods for codebook subsampling for enhanced 4TX codebooks in 3GPP LTE wireless networks are generally described herein....
US-9,071,281 Selective provision of error correction for memory
Embodiments of apparatuses, methods, and storage medium associated with selectively providing error correction to memory are disclosed herein. In one instance,...
US-9,071,253 Compensation for digitally controlled oscillator apparatus and method
Automatic digital sensing and compensation of frequency drift caused by temperature, aging, and/or other effects may be provided by including a compensation...
US-9,070,977 Wireless antenna array system architecture and methods to achieve 3D beam coverage
Embodiments of wireless antenna array systems to achieve three-dimensional beam coverage are described herein. Other embodiments may be described and claimed.
US-9,070,787 Package-on-package assembly and method
A package-on-package (PoP) assembly is provided. The package-on-package (PoP) assembly includes a first integrated circuit package and an anisotropic conductive...
US-9,070,660 Polymer thermal interface material having enhanced thermal conductivity
A polymer thermal interface material is described that has enhanced thermal conductivity. In one example, a vinyl-terminated silicone oil is combined with a...
US-9,070,553 Cyclic carbosilane dielectric films
Embodiments of the invention provide dielectric films and low-k dielectric films and methods for making dielectric and low-k dielectric films. Dielectric films...
US-9,070,510 Frequency tuning and step control of a digitally controlled oscillator
A variable leaf capacitor is disclosed. In accordance with some embodiments of the present disclosure, a variable leaf capacitor may comprise a first...
US-9,070,468 Magnetic state element and circuits
Described is an apparatus, for spin state element device, which comprises: a variable resistive magnetic (VRM) device to receive a magnetic control signal to...
US-9,069,993 Apparatus, system, and method for protecting electronic devices in a virtual perimeter
Described herein are apparatus, system, and method for protecting electronic devices through the creation of a virtual perimeter among the electronic devices....
US-9,069,961 Platform based verification of contents of input-output devices
A platform to support verification of the contents of an input-output device. The platform includes a platform hardware, which may verify the contents of the...
US-9,069,910 Mechanism for facilitating dynamic cancellation of signal crosstalk in differential input/output channels
A mechanism is described for facilitating dynamic cancellation of signal crosstalk in input/output differential channels according to one embodiment. A method...
US-9,069,900 Method for determining whether a machine code instruction of a machine code program is executed in the machine...
A method for determining whether a machine code instruction of a machine code program is executed in the machine code program may include: replacing at least a...
US-9,069,722 NUMA-aware scaling for network devices
The present disclosure describes a method and apparatus for network traffic processing in a non-uniform memory access architecture system. The method includes...
US-9,069,697 Asymmetrical universal serial bus communications
In some embodiments a Universal Serial Bus cable includes a first differential pair to transmit bus signals, and a second differential pair to transmit bus...
US-9,069,690 Concurrent page table walker control for TLB miss handling
In an embodiment, a page miss handler includes paging caches and a first walker to receive a first linear address portion and to obtain a corresponding portion...
US-9,069,686 Digital signal processor having instruction set with one or more non-linear functions using reduced look-up...
A digital signal processor and method are disclosed having an instruction set with one or more non-linear functions using a look-up table of reduced size and...
US-9,069,685 Digital signal processor having instruction set with one or more non-linear functions using reduced look-up table
A digital signal processor and method are disclosed having an instruction set with one or more non-linear functions using a look-up table of reduced size. A...
US-9,069,672 Extended fast memory access in a multiprocessor computer system
A multiprocessor computer system comprises a first node operable to access memory local to a remote node by receiving a virtual memory address from a requesting...
US-9,069,671 Gather and scatter operations in multi-level memory hierarchy
Methods and apparatus relating to gather or scatter operations in a multi-level cache are described. In some embodiments, a logic may determine whether to...
US-9,069,670 Mechanisms to accelerate transactions using buffered stores
In one embodiment, the present invention includes a method for executing a transactional memory (TM) transaction in a first thread, buffering a block of data in...
US-9,069,637 Dynamic feature enhancement in client server applications and high volume server deployment with dynamic app...
Generally, this disclosure provides methods and systems for dynamic feature enhancement in client server applications and for high volume server deployment with...
US-9,069,605 Mechanism to schedule threads on OS-sequestered sequencers without operating system intervention
Method, apparatus and system embodiments to schedule OS-independent "shreds" without intervention of an operating system. For at least one embodiment, the shred...
US-9,069,555 Managing power consumption in a multi-core processor
A processor may include a core and an uncore area. The power consumed by the core area may be controlled by controlling the dynamic capacitance of the processor...
US-9,069,547 Instruction and logic for processing text strings
Method, apparatus, and program means for performing a string comparison operation. In one embodiment, an apparatus includes execution resources to execute a...
US-9,069,014 Wire probe assembly and forming process for die testing
A wire probe assembly and forming process is described. In one example, a method includes inserting a plurality of wires through a probe former and a tip...
US-9,068,067 Flexible underfill compositions for enhanced reliability
Underfill materials for fabricating electronic devices are described. One embodiment includes an underfill composition including an epoxy mixture, an amine...
US-9,067,958 Scalable and high yield synthesis of transition metal bis-diazabutadienes
The present disclosure is directed at the synthesis of transition metal bis-diazabutadienes as precursors to enable atomic layer deposition (ALD) or chemical...
← Previous | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 | Next →

File A Patent Application

  • Protect your idea -- Don't let someone else file first. Learn more.

  • 3 Easy Steps -- Complete Form, application Review, and File. See our process.

  • Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.