At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Enhancement to the buffer status report for coordinated uplink grant
allocation in dual connectivity in an LTE...
Technology for efficiently splitting a bearer at the packet data convergence protocol (PDCP) layer for uplink (UL) data transfers in wireless networks where...
User equipment (UE) supporting packet-switched emergency calls over IP
multimedia subsystem (IMS)
Embodiments of a mobile device, a User Equipment (UE), and method for supporting emergency calls on a packet-switched network are generally described herein. In...
Interlayer dielectric for non-planar transistors
The present description relates the formation of a first level interlayer dielectric material layer within a non-planar transistor, which may be formed by a...
Semiconductor chip stacking assemblies
Embodiments of the invention provide semiconductor chip stacking assemblies that provide direct attachment of a first semiconductor device with a second...
Hybrid pitch package with ultra high density interconnect capability
A hybrid pitch package includes a standard package pitch zone of the package having only standard package pitch sized features that is adjacent to a smaller...
Transistor fabrication technique including sacrificial protective layer
for source/drain at contact location
Techniques are disclosed for transistor fabrication including a sacrificial protective layer for source/drain (S/D) regions to minimize contact resistance. The...
Methods and systems to selectively boost an operating voltage of, and
controls to an 8T bit-cell array and/or...
Methods and systems to provide a multi-Vcc environment, such as to selectively boost an operating voltage of a logic block and/or provide a level-shifted...
CPU/GPU synchronization mechanism
A thread on one processor may be used to enable another processor to lock or release a mutex. For example, a central processing unit thread may be used by a...
System and methods for rebroadcasting of radio ads over other mediums
A method and system for specifying content of interest using a digital radio broadcast receiver is described. A digital radio broadcast signal includes an...
Substitution of handwritten text with a custom handwritten font
Systems, apparatuses and methods may provide font substitution based on a custom font. In one example, a custom handwritten font may be generated based on a...
Hardware assist for privilege access violation checks
Techniques are disclosed for processing rendering engine workload of a graphics system in a secure fashion, wherein at least some security processing of the...
Apparatus and method of mask permute instructions
An apparatus is described having instruction execution logic circuitry. The instruction execution logic circuitry has input vector element routing circuitry to...
Tracking deferred data packets in a debug trace architecture
A processing device implementing tracking of deferred data packets in a debug trace architecture is disclosed. The processing device is to determine an order...
Method and apparatus for efficient scheduling for asymmetrical execution
A method for performing instruction scheduling in an out-of-order microprocessor pipeline is disclosed. The method comprises selecting a first set of...
Banked memory access efficiency by a graphics processor
Conversion of an array of structures (AOS) to a structure of arrays (SOA) improves the efficiency of transfer from the AOS to the SOA. A similar technique can...
Coalescing adjacent gather/scatter operations
According to one embodiment, a processor includes an instruction decoder to decode a first instruction to gather data elements from memory, the first...
Select logic for the instruction scheduler of a multi strand out-of-order
processor based on delayed...
A processing device comprises select logic to schedule a plurality of instructions for execution. The select logic calculates a reconstructed program order...
Methods of forming wafer level underfill materials and structures formed
Methods of forming microelectronic packaging structures and associated structures formed thereby are described. Those methods and structures may include forming...
Self-aligned nanogap fabrication
Disclosed herein is a method comprising: depositing a second electrode of each of a plurality of electrode pairs onto a substrate, through an opening of one or...
Resource allocation techniques for device-to-device (D2D) communications
Resource allocation techniques for D2D communications are described. In one embodiment, for example, user equipment may comprise one or more radio frequency...
Adjustment of bluetooth (BT) golden reception range in the presence of
long term evolution (LTE) interference
Described herein are methods, architectures and platforms for adjusting a reception range at which remote devices transmit to a Bluetooth receiver, by...
Method and system of lens shift correction for a camera array
A system, article, and method of lens shift correction for a camera array.
Technologies for secure storage and use of biometric authentication
Generally, this disclosure describes technologies for securely storing and using biometric authentication information, such as biometric reference templates. In...
Power and cost efficient peripheral input
Systems and methods may provide for receiving, at a controller of a first device having a host processor, user input data and converting the user input data...
Method and system for recognizing radio link failures associated with
HSUPA and HSDPA channels
A method and system for detecting radio link (RL) failures between a wireless transmit/receive unit (WTRU) and a Node-B are disclosed. When signaling radio...
Systems and methods to compensate for memory effects using enhanced memory
A system for mitigating non-linearity distortions from a memory effect is disclosed. The system includes an enhanced predistortion component, a power amplifier,...
Methods, systems and apparatus to self authorize platform code
Methods and apparatus are disclosed to self authorize platform code. A disclosed example apparatus to verify safety of a policy data structure (PDS) of a...
Variable depth compression
In accordance with some embodiments, the number of bits allocated to depth compression may be changed variably based on a number of considerations. As a result,...
Secure control of self-encrypting storage devices
Generally, this disclosure provides systems, devices, methods and computer readable media for secure control of access control enablement and activation on...
Scatter using index array and finite state machine
Methods and apparatus are disclosed using an index array and finite state machine for scatter/gather operations. Embodiment of apparatus may comprise: decode...
Changing a hash function based on a conflict ratio associated with cache
Data and a memory address associated with the data may be received. A hash value of the memory address may be calculated by using a first hash function. The...
Instruction and logic for tracking access to monitored regions
A processor includes a front end, a decoder, a retirement unit, and a performance monitoring unit. The front end includes a decoder with logic to receive a...
Thread livelock unit
Method, apparatus, and system embodiments to assign priority to a thread when the thread is otherwise unable to proceed with instruction retirement. For at...
Coordinating control loops for temperature control
In one example a controller comprises logic, at least partially including hardware logic, configured to define a control relationship between a first control...
Routing design for high speed input/output links
Certain embodiments relate to routing structures and their formation. In one embodiment a routing structure includes a first region including a first layer...
Secure provisioning of computing devices for enterprise connectivity
Technologies for securely provisioning a personal computing device for enterprise connectivity includes a trusted computing device for wirelessly communicating...
MTJ spin hall MRAM bit-cell and array
An apparatus is described having a select line and an interconnect with Spin Hall Effect (SHE) material. The interconnect is coupled to a write bit line. A...
Techniques for efficient GPU triangle list adjacency detection and
An apparatus may include a memory to store a set of triangle vertices in a triangle, a processor circuit coupled to the memory and a cache to cache a set of...
Router parking in power-efficient interconnect architectures
A method and apparatus for selectively parking routers used for routing traffic in mesh interconnects. Various router parking (RP) algorithms are disclosed,...
Techniques and configurations associated with a package load assembly
Embodiments of the present disclosure are directed toward techniques and configurations associated with a package load assembly. In one embodiment, a package...
Segemented light guide panels in liquid crystal displays
An electronic device (e.g., computing device, all-in-one computing system, stand-alone display, etc.) having a liquid crystal display (LCD) panel, and a light...
Systems, methods, and devices for controlling transport of ratelessly
Systems, methods, and devices for controlling transport of ratelessly coded messages are disclosed herein. User equipment (UE) may be configured to receive a...
Support for asynchronous adaptation to uplink and downlink traffic demands
for wireless communication
Technology is discussed to allow transmission points within a Wireless Wide Area Network (WWAN) to adapt to Up Link (UL) and Down Link (DL) traffic demands...
System and method of improving power efficiency in wireless communication
An apparatus may comprise a signal mapper to map a pre-emphasized signal to sub-carriers symmetrically about DC, and a peak-to-average-power reduction (PAPR)...
Access point and method for aggregate MPDU (A-MPDU) and power-save
multi-poll (PSMP) operation
Embodiments of wireless devices and methods for aggregate MPDU (A-MPDU) communications in an IEEE 802.11n network are generally described herein. Two or more...
Extended access barring
A system and method for authorizing access to a transmission station for a mobile device is disclosed. The mobile device can receive device extended access...
High-efficiency station (STA) and method for decoding an HE-PPDU
Embodiments of a system and methods for distinguishing high-efficiency Wi-Fi (HEW) packets from legacy packets are generally described herein. In some...
Enhanced listen-before-talk (LBT) for unlicensed band operation with cell
Techniques of enhanced listen-before-talk (LBT) at an Evolved NodeB (eNB) are discussed. An example apparatus within an eNB implementing such techniques...
Adaptive quality of service for wireless networks
A 3GPP LTE protocol enhancement realizes the full benefit of proposed dynamic frequency sharing systems by enhancing current bearer establishment and update...